include/asm-arm/arch-mxc/mxc.h

   1 /*
   2  * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
   3  */
   4
   5 /*
   6  * This program is free software; you can redistribute it and/or modify
   7  * it under the terms of the GNU General Public License version 2 as
   8  * published by the Free Software Foundation.
   9  */
  10
  11 #ifndef __ASM_ARCH_MXC_H__
  12 #define __ASM_ARCH_MXC_H__
  13
  14 #ifndef __ASM_ARCH_MXC_HARDWARE_H__
  15 #error "Do not include directly."
  16 #endif
  17
  18 /*
  19  *****************************************
  20  * GPT  Register definitions             *
  21  *****************************************
  22  */
  23 #define MXC_GPT_GPTCR           IO_ADDRESS(GPT1_BASE_ADDR + 0x00)
  24 #define MXC_GPT_GPTPR           IO_ADDRESS(GPT1_BASE_ADDR + 0x04)
  25 #define MXC_GPT_GPTSR           IO_ADDRESS(GPT1_BASE_ADDR + 0x08)
  26 #define MXC_GPT_GPTIR           IO_ADDRESS(GPT1_BASE_ADDR + 0x0C)
  27 #define MXC_GPT_GPTOCR1         IO_ADDRESS(GPT1_BASE_ADDR + 0x10)
  28 #define MXC_GPT_GPTOCR2         IO_ADDRESS(GPT1_BASE_ADDR + 0x14)
  29 #define MXC_GPT_GPTOCR3         IO_ADDRESS(GPT1_BASE_ADDR + 0x18)
  30 #define MXC_GPT_GPTICR1         IO_ADDRESS(GPT1_BASE_ADDR + 0x1C)
  31 #define MXC_GPT_GPTICR2         IO_ADDRESS(GPT1_BASE_ADDR + 0x20)
  32 #define MXC_GPT_GPTCNT          IO_ADDRESS(GPT1_BASE_ADDR + 0x24)
  33
  34 /* GPT Control register bit definitions */
  35 #define GPTCR_FO3                       (1 << 31)
  36 #define GPTCR_FO2                       (1 << 30)
  37 #define GPTCR_FO1                       (1 << 29)
  38
  39 #define GPTCR_OM3_SHIFT                 26
  40 #define GPTCR_OM3_MASK                  (7 << GPTCR_OM3_SHIFT)
  41 #define GPTCR_OM3_DISCONNECTED          (0 << GPTCR_OM3_SHIFT)
  42 #define GPTCR_OM3_TOGGLE                (1 << GPTCR_OM3_SHIFT)
  43 #define GPTCR_OM3_CLEAR                 (2 << GPTCR_OM3_SHIFT)
  44 #define GPTCR_OM3_SET                   (3 << GPTCR_OM3_SHIFT)
  45 #define GPTCR_OM3_GENERATE_LOW          (7 << GPTCR_OM3_SHIFT)
  46
  47 #define GPTCR_OM2_SHIFT                 23
  48 #define GPTCR_OM2_MASK                  (7 << GPTCR_OM2_SHIFT)
  49 #define GPTCR_OM2_DISCONNECTED          (0 << GPTCR_OM2_SHIFT)
  50 #define GPTCR_OM2_TOGGLE                (1 << GPTCR_OM2_SHIFT)
  51 #define GPTCR_OM2_CLEAR                 (2 << GPTCR_OM2_SHIFT)
  52 #define GPTCR_OM2_SET                   (3 << GPTCR_OM2_SHIFT)
  53 #define GPTCR_OM2_GENERATE_LOW          (7 << GPTCR_OM2_SHIFT)
  54
  55 #define GPTCR_OM1_SHIFT                 20
  56 #define GPTCR_OM1_MASK                  (7 << GPTCR_OM1_SHIFT)
  57 #define GPTCR_OM1_DISCONNECTED          (0 << GPTCR_OM1_SHIFT)
  58 #define GPTCR_OM1_TOGGLE                (1 << GPTCR_OM1_SHIFT)
  59 #define GPTCR_OM1_CLEAR                 (2 << GPTCR_OM1_SHIFT)
  60 #define GPTCR_OM1_SET                   (3 << GPTCR_OM1_SHIFT)
  61 #define GPTCR_OM1_GENERATE_LOW          (7 << GPTCR_OM1_SHIFT)
  62
  63 #define GPTCR_IM2_SHIFT                 18
  64 #define GPTCR_IM2_MASK                  (3 << GPTCR_IM2_SHIFT)
  65 #define GPTCR_IM2_CAPTURE_DISABLE       (0 << GPTCR_IM2_SHIFT)
  66 #define GPTCR_IM2_CAPTURE_RISING        (1 << GPTCR_IM2_SHIFT)
  67 #define GPTCR_IM2_CAPTURE_FALLING       (2 << GPTCR_IM2_SHIFT)
  68 #define GPTCR_IM2_CAPTURE_BOTH          (3 << GPTCR_IM2_SHIFT)
  69
  70 #define GPTCR_IM1_SHIFT                 16
  71 #define GPTCR_IM1_MASK                  (3 << GPTCR_IM1_SHIFT)
  72 #define GPTCR_IM1_CAPTURE_DISABLE       (0 << GPTCR_IM1_SHIFT)
  73 #define GPTCR_IM1_CAPTURE_RISING        (1 << GPTCR_IM1_SHIFT)
  74 #define GPTCR_IM1_CAPTURE_FALLING       (2 << GPTCR_IM1_SHIFT)
  75 #define GPTCR_IM1_CAPTURE_BOTH          (3 << GPTCR_IM1_SHIFT)
  76
  77 #define GPTCR_SWR                       (1 << 15)
  78 #define GPTCR_FRR                       (1 << 9)
  79
  80 #define GPTCR_CLKSRC_SHIFT              6
  81 #define GPTCR_CLKSRC_MASK               (7 << GPTCR_CLKSRC_SHIFT)
  82 #define GPTCR_CLKSRC_NOCLOCK            (0 << GPTCR_CLKSRC_SHIFT)
  83 #define GPTCR_CLKSRC_HIGHFREQ           (2 << GPTCR_CLKSRC_SHIFT)
  84 #define GPTCR_CLKSRC_CLKIN              (3 << GPTCR_CLKSRC_SHIFT)
  85 #define GPTCR_CLKSRC_CLK32K             (7 << GPTCR_CLKSRC_SHIFT)
  86
  87 #define GPTCR_STOPEN                    (1 << 5)
  88 #define GPTCR_DOZEN                     (1 << 4)
  89 #define GPTCR_WAITEN                    (1 << 3)
  90 #define GPTCR_DBGEN                     (1 << 2)
  91
  92 #define GPTCR_ENMOD                     (1 << 1)
  93 #define GPTCR_ENABLE                    (1 << 0)
  94
  95 #define GPTSR_OF1                       (1 << 0)
  96 #define GPTSR_OF2                       (1 << 1)
  97 #define GPTSR_OF3                       (1 << 2)
  98 #define GPTSR_IF1                       (1 << 3)
  99 #define GPTSR_IF2                       (1 << 4)
 100 #define GPTSR_ROV                       (1 << 5)
 101
 102 #define GPTIR_OF1IE                     GPTSR_OF1
 103 #define GPTIR_OF2IE                     GPTSR_OF2
 104 #define GPTIR_OF3IE                     GPTSR_OF3
 105 #define GPTIR_IF1IE                     GPTSR_IF1
 106 #define GPTIR_IF2IE                     GPTSR_IF2
 107 #define GPTIR_ROVIE                     GPTSR_ROV
 108
 109 /*
 110  *****************************************
 111  * AVIC Registers                        *
 112  *****************************************
 113  */
 114 #define AVIC_BASE               IO_ADDRESS(AVIC_BASE_ADDR)
 115 #define AVIC_INTCNTL            (AVIC_BASE + 0x00)      /* int control reg */
 116 #define AVIC_NIMASK             (AVIC_BASE + 0x04)      /* int mask reg */
 117 #define AVIC_INTENNUM           (AVIC_BASE + 0x08)      /* int enable number reg */
 118 #define AVIC_INTDISNUM          (AVIC_BASE + 0x0C)      /* int disable number reg */
 119 #define AVIC_INTENABLEH         (AVIC_BASE + 0x10)      /* int enable reg high */
 120 #define AVIC_INTENABLEL         (AVIC_BASE + 0x14)      /* int enable reg low */
 121 #define AVIC_INTTYPEH           (AVIC_BASE + 0x18)      /* int type reg high */
 122 #define AVIC_INTTYPEL           (AVIC_BASE + 0x1C)      /* int type reg low */
 123 #define AVIC_NIPRIORITY7        (AVIC_BASE + 0x20)      /* norm int priority lvl7 */
 124 #define AVIC_NIPRIORITY6        (AVIC_BASE + 0x24)      /* norm int priority lvl6 */
 125 #define AVIC_NIPRIORITY5        (AVIC_BASE + 0x28)      /* norm int priority lvl5 */
 126 #define AVIC_NIPRIORITY4        (AVIC_BASE + 0x2C)      /* norm int priority lvl4 */
 127 #define AVIC_NIPRIORITY3        (AVIC_BASE + 0x30)      /* norm int priority lvl3 */
 128 #define AVIC_NIPRIORITY2        (AVIC_BASE + 0x34)      /* norm int priority lvl2 */
 129 #define AVIC_NIPRIORITY1        (AVIC_BASE + 0x38)      /* norm int priority lvl1 */
 130 #define AVIC_NIPRIORITY0        (AVIC_BASE + 0x3C)      /* norm int priority lvl0 */
 131 #define AVIC_NIVECSR            (AVIC_BASE + 0x40)      /* norm int vector/status */
 132 #define AVIC_FIVECSR            (AVIC_BASE + 0x44)      /* fast int vector/status */
 133 #define AVIC_INTSRCH            (AVIC_BASE + 0x48)      /* int source reg high */
 134 #define AVIC_INTSRCL            (AVIC_BASE + 0x4C)      /* int source reg low */
 135 #define AVIC_INTFRCH            (AVIC_BASE + 0x50)      /* int force reg high */
 136 #define AVIC_INTFRCL            (AVIC_BASE + 0x54)      /* int force reg low */
 137 #define AVIC_NIPNDH             (AVIC_BASE + 0x58)      /* norm int pending high */
 138 #define AVIC_NIPNDL             (AVIC_BASE + 0x5C)      /* norm int pending low */
 139 #define AVIC_FIPNDH             (AVIC_BASE + 0x60)      /* fast int pending high */
 140 #define AVIC_FIPNDL             (AVIC_BASE + 0x64)      /* fast int pending low */
 141
 142 #define SYSTEM_PREV_REG         IO_ADDRESS(IIM_BASE_ADDR + 0x20)
 143 #define SYSTEM_SREV_REG         IO_ADDRESS(IIM_BASE_ADDR + 0x24)
 144 #define IIM_PROD_REV_SH         3
 145 #define IIM_PROD_REV_LEN        5
 146
 147 #endif /*  __ASM_ARCH_MXC_H__ */