]> pilppa.org Git - linux-2.6-omap-h63xx.git/blob - include/asm-arm/arch-omap/control.h
Runtime constants: use runtime-computed system control module base
[linux-2.6-omap-h63xx.git] / include / asm-arm / arch-omap / control.h
1 #ifndef __ASM_ARCH_CONTROL_H
2 #define __ASM_ARCH_CONTROL_H
3
4 /*
5  * include/asm-arm/arch-omap/control.h
6  *
7  * OMAP2/3 System Control Module definitions
8  *
9  * Copyright (C) 2007 Texas Instruments, Inc.
10  * Copyright (C) 2007 Nokia Corporation
11  *
12  * Written by Paul Walmsley
13  *
14  * This program is free software; you can redistribute it and/or modify
15  * it under the terms of the GNU General Public License as published by
16  * the Free Software Foundation.
17  */
18
19 #include <asm/arch/io.h>
20
21 #define OMAP242X_CTRL_REGADDR(reg)      (void __iomem *)IO_ADDRESS(OMAP242X_CTRL_BASE + reg)
22 #define OMAP243X_CTRL_REGADDR(reg)      (void __iomem *)IO_ADDRESS(OMAP243X_CTRL_BASE + reg)
23 #define OMAP343X_CTRL_REGADDR(reg)      (void __iomem *)IO_ADDRESS(OMAP343X_CTRL_BASE + reg)
24
25 /* Control submodule offsets */
26
27 #define CONTROL_INTERFACE               0x000
28 #define CONTROL_PADCONFS                0x030
29 #define CONTROL_GENERAL                 0x270
30 #define CONTROL_MEM_WKUP                0x600
31 #define CONTROL_PADCONFS_WKUP           0xa00
32 #define CONTROL_GENERAL_WKUP            0xa60
33
34 /* Control register offsets - read/write with ctrl_{read,write}_reg() */
35
36 #define CONTROL_SYSCONFIG               (CONTROL_INTERFACE + 0x10)
37
38 #define CONTROL_DEVCONF0                (CONTROL_GENERAL + 0x04)
39 #define CONTROL_DEVCONF1                (CONTROL_GENERAL + 0x68) /* > 242x */
40 #define CONTROL_STATUS                  (CONTROL_GENERAL + 0x80)
41
42
43 /*
44  * Control module register bit defines - these should eventually go into
45  * their own regbits file
46  */
47 /* CONTROL_DEVCONF0 bits */
48 #define OMAP2_MCBSP2_CLKS_MASK              (1 << 6)
49 #define OMAP2_MCBSP1_CLKS_MASK              (1 << 2)
50
51 /* CONTROL_DEVCONF1 bits */
52 #define OMAP2_MCBSP5_CLKS_MASK              (1 << 4)
53 #define OMAP2_MCBSP4_CLKS_MASK              (1 << 2)
54 #define OMAP2_MCBSP3_CLKS_MASK              (1 << 0)
55
56
57 #endif /* __ASM_ARCH_CONTROL_H */
58