]> pilppa.org Git - linux-2.6-omap-h63xx.git/commitdiff
OMAP3: move USBHOST SAR handling from clock framework to powerdomain layer
authorPaul Walmsley <paul@pwsan.com>
Thu, 26 Jun 2008 00:09:39 +0000 (18:09 -0600)
committerTony Lindgren <tony@atomide.com>
Thu, 26 Jun 2008 13:41:45 +0000 (16:41 +0300)
Remove usbhost_sar_fclk from the OMAP3 clock framework.  The bit that
the clock was tweaking doesn't actually enable or disable a clock; it
controls whether the hardware will save and restore USBHOST state
when the powerdomain changes state.  (That happens to coincidentally
enable a clock for the duration of the operation, hence the earlier
confusion.)

In place of the clock, mark the USBHOST powerdomain as supporting
hardware save-and-restore functionality.

Signed-off-by: Paul Walmsley <paul@pwsan.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
arch/arm/mach-omap2/clock34xx.h
arch/arm/mach-omap2/powerdomains34xx.h

index 4a8729ae38fdbd22fb65fc1e192897992042b0d0..92fa68c1df44ec6e12a927cadc84be52defb53d0 100644 (file)
@@ -2231,17 +2231,6 @@ static struct clk usbhost_ick = {
        .recalc         = &followparent_recalc,
 };
 
-static struct clk usbhost_sar_fck = {
-       .name           = "usbhost_sar_fck",
-       .parent         = &osc_sys_ck,
-       .init           = &omap2_init_clk_clkdm,
-       .enable_reg     = OMAP34XX_PRM_REGADDR(OMAP3430ES2_USBHOST_MOD, PM_PWSTCTRL),
-       .enable_bit     = OMAP3430ES2_SAVEANDRESTORE_SHIFT,
-       .flags          = CLOCK_IN_OMAP3430ES2,
-       .clkdm_name     = "usbhost_clkdm",
-       .recalc         = &followparent_recalc,
-};
-
 /* WKUP */
 
 static const struct clksel_rate usim_96m_rates[] = {
@@ -3189,7 +3178,6 @@ static struct clk *onchip_34xx_clks[] __initdata = {
        &usbhost_120m_fck,
        &usbhost_48m_fck,
        &usbhost_ick,
-       &usbhost_sar_fck,
        &usim_fck,
        &gpt1_fck,
        &wkup_32k_fck,
index 1e1146a5be03a341a4b8cca52a57dfe7844366ca..88f85eaa3b7fb2eef14dee484787fef8644025f5 100644 (file)
@@ -312,6 +312,7 @@ static struct powerdomain usbhost_pwrdm = {
        .sleepdep_srcs    = dss_per_usbhost_sleepdeps,
        .pwrsts           = PWRSTS_OFF_RET_ON,
        .pwrsts_logic_ret = PWRDM_POWER_RET,
+       .flags            = PWRDM_HAS_HDWR_SAR, /* for USBHOST ctrlr only */
        .banks            = 1,
        .pwrsts_mem_ret   = {
                [0] = PWRDM_POWER_RET, /* MEMRETSTATE */