]> pilppa.org Git - linux-2.6-omap-h63xx.git/blob - arch/arm/mach-omap1/board-h2.c
ARM: OMAP: Make omap1 boards to use omap_nand_platform_data
[linux-2.6-omap-h63xx.git] / arch / arm / mach-omap1 / board-h2.c
1 /*
2  * linux/arch/arm/mach-omap1/board-h2.c
3  *
4  * Board specific inits for OMAP-1610 H2
5  *
6  * Copyright (C) 2001 RidgeRun, Inc.
7  * Author: Greg Lonnon <glonnon@ridgerun.com>
8  *
9  * Copyright (C) 2002 MontaVista Software, Inc.
10  *
11  * Separated FPGA interrupts from innovator1510.c and cleaned up for 2.6
12  * Copyright (C) 2004 Nokia Corporation by Tony Lindrgen <tony@atomide.com>
13  *
14  * H2 specific changes and cleanup
15  * Copyright (C) 2004 Nokia Corporation by Imre Deak <imre.deak@nokia.com>
16  *
17  * This program is free software; you can redistribute it and/or modify
18  * it under the terms of the GNU General Public License version 2 as
19  * published by the Free Software Foundation.
20  */
21
22 #include <linux/kernel.h>
23 #include <linux/init.h>
24 #include <linux/platform_device.h>
25 #include <linux/delay.h>
26 #include <linux/mtd/mtd.h>
27 #include <linux/mtd/nand.h>
28 #include <linux/mtd/partitions.h>
29 #include <linux/input.h>
30 #include <linux/workqueue.h>
31 #include <linux/spi/spi.h>
32 #include <linux/spi/tsc2101.h>
33 #include <linux/clk.h>
34
35 #include <asm/hardware.h>
36 #include <asm/mach-types.h>
37 #include <asm/mach/arch.h>
38 #include <asm/mach/flash.h>
39 #include <asm/mach/map.h>
40
41 #include <asm/arch/gpio.h>
42 #include <asm/arch/gpio-switch.h>
43 #include <asm/arch/mux.h>
44 #include <asm/arch/tc.h>
45 #include <asm/arch/nand.h>
46 #include <asm/arch/irda.h>
47 #include <asm/arch/usb.h>
48 #include <asm/arch/keypad.h>
49 #include <asm/arch/common.h>
50 #include <asm/arch/mcbsp.h>
51 #include <asm/arch/omap-alsa.h>
52
53 extern int omap_gpio_init(void);
54
55 static int h2_keymap[] = {
56         KEY(0, 0, KEY_LEFT),
57         KEY(0, 1, KEY_RIGHT),
58         KEY(0, 2, KEY_3),
59         KEY(0, 3, KEY_F10),
60         KEY(0, 4, KEY_F5),
61         KEY(0, 5, KEY_9),
62         KEY(1, 0, KEY_DOWN),
63         KEY(1, 1, KEY_UP),
64         KEY(1, 2, KEY_2),
65         KEY(1, 3, KEY_F9),
66         KEY(1, 4, KEY_F7),
67         KEY(1, 5, KEY_0),
68         KEY(2, 0, KEY_ENTER),
69         KEY(2, 1, KEY_6),
70         KEY(2, 2, KEY_1),
71         KEY(2, 3, KEY_F2),
72         KEY(2, 4, KEY_F6),
73         KEY(2, 5, KEY_HOME),
74         KEY(3, 0, KEY_8),
75         KEY(3, 1, KEY_5),
76         KEY(3, 2, KEY_F12),
77         KEY(3, 3, KEY_F3),
78         KEY(3, 4, KEY_F8),
79         KEY(3, 5, KEY_END),
80         KEY(4, 0, KEY_7),
81         KEY(4, 1, KEY_4),
82         KEY(4, 2, KEY_F11),
83         KEY(4, 3, KEY_F1),
84         KEY(4, 4, KEY_F4),
85         KEY(4, 5, KEY_ESC),
86         KEY(5, 0, KEY_F13),
87         KEY(5, 1, KEY_F14),
88         KEY(5, 2, KEY_F15),
89         KEY(5, 3, KEY_F16),
90         KEY(5, 4, KEY_SLEEP),
91         0
92 };
93
94 static struct mtd_partition h2_nor_partitions[] = {
95         /* bootloader (U-Boot, etc) in first sector */
96         {
97               .name             = "bootloader",
98               .offset           = 0,
99               .size             = SZ_128K,
100               .mask_flags       = MTD_WRITEABLE, /* force read-only */
101         },
102         /* bootloader params in the next sector */
103         {
104               .name             = "params",
105               .offset           = MTDPART_OFS_APPEND,
106               .size             = SZ_128K,
107               .mask_flags       = 0,
108         },
109         /* kernel */
110         {
111               .name             = "kernel",
112               .offset           = MTDPART_OFS_APPEND,
113               .size             = SZ_2M,
114               .mask_flags       = 0
115         },
116         /* file system */
117         {
118               .name             = "filesystem",
119               .offset           = MTDPART_OFS_APPEND,
120               .size             = MTDPART_SIZ_FULL,
121               .mask_flags       = 0
122         }
123 };
124
125 static struct flash_platform_data h2_nor_data = {
126         .map_name       = "cfi_probe",
127         .width          = 2,
128         .parts          = h2_nor_partitions,
129         .nr_parts       = ARRAY_SIZE(h2_nor_partitions),
130 };
131
132 static struct resource h2_nor_resource = {
133         /* This is on CS3, wherever it's mapped */
134         .flags          = IORESOURCE_MEM,
135 };
136
137 static struct platform_device h2_nor_device = {
138         .name           = "omapflash",
139         .id             = 0,
140         .dev            = {
141                 .platform_data  = &h2_nor_data,
142         },
143         .num_resources  = 1,
144         .resource       = &h2_nor_resource,
145 };
146
147 static struct mtd_partition h2_nand_partitions[] = {
148 #if 0
149         /* REVISIT:  enable these partitions if you make NAND BOOT
150          * work on your H2 (rev C or newer); published versions of
151          * x-load only support P2 and H3.
152          */
153         {
154                 .name           = "xloader",
155                 .offset         = 0,
156                 .size           = 64 * 1024,
157                 .mask_flags     = MTD_WRITEABLE,        /* force read-only */
158         },
159         {
160                 .name           = "bootloader",
161                 .offset         = MTDPART_OFS_APPEND,
162                 .size           = 256 * 1024,
163                 .mask_flags     = MTD_WRITEABLE,        /* force read-only */
164         },
165         {
166                 .name           = "params",
167                 .offset         = MTDPART_OFS_APPEND,
168                 .size           = 192 * 1024,
169         },
170         {
171                 .name           = "kernel",
172                 .offset         = MTDPART_OFS_APPEND,
173                 .size           = 2 * SZ_1M,
174         },
175 #endif
176         {
177                 .name           = "filesystem",
178                 .size           = MTDPART_SIZ_FULL,
179                 .offset         = MTDPART_OFS_APPEND,
180         },
181 };
182
183 /* dip switches control NAND chip access:  8 bit, 16 bit, or neither */
184 static struct omap_nand_platform_data h2_nand_data = {
185         .options        = NAND_SAMSUNG_LP_OPTIONS,
186         .parts          = h2_nand_partitions,
187         .nr_parts       = ARRAY_SIZE(h2_nand_partitions),
188 };
189
190 static struct resource h2_nand_resource = {
191         .flags          = IORESOURCE_MEM,
192 };
193
194 static struct platform_device h2_nand_device = {
195         .name           = "omapnand",
196         .id             = 0,
197         .dev            = {
198                 .platform_data  = &h2_nand_data,
199         },
200         .num_resources  = 1,
201         .resource       = &h2_nand_resource,
202 };
203
204 static struct resource h2_smc91x_resources[] = {
205         [0] = {
206                 .start  = OMAP1610_ETHR_START,          /* Physical */
207                 .end    = OMAP1610_ETHR_START + 0xf,
208                 .flags  = IORESOURCE_MEM,
209         },
210         [1] = {
211                 .start  = OMAP_GPIO_IRQ(0),
212                 .end    = OMAP_GPIO_IRQ(0),
213                 .flags  = IORESOURCE_IRQ,
214         },
215 };
216
217 static struct platform_device h2_smc91x_device = {
218         .name           = "smc91x",
219         .id             = 0,
220         .num_resources  = ARRAY_SIZE(h2_smc91x_resources),
221         .resource       = h2_smc91x_resources,
222 };
223
224 static struct resource h2_kp_resources[] = {
225         [0] = {
226                 .start  = INT_KEYBOARD,
227                 .end    = INT_KEYBOARD,
228                 .flags  = IORESOURCE_IRQ,
229         },
230 };
231
232 static struct omap_kp_platform_data h2_kp_data = {
233         .rows           = 8,
234         .cols           = 8,
235         .keymap         = h2_keymap,
236         .keymapsize     = ARRAY_SIZE(h2_keymap),
237         .rep            = 1,
238         .delay          = 9,
239         .dbounce        = 1,
240 };
241
242 static struct platform_device h2_kp_device = {
243         .name           = "omap-keypad",
244         .id             = -1,
245         .dev            = {
246                 .platform_data = &h2_kp_data,
247         },
248         .num_resources  = ARRAY_SIZE(h2_kp_resources),
249         .resource       = h2_kp_resources,
250 };
251
252 #define H2_IRDA_FIRSEL_GPIO_PIN 17
253
254 #if defined(CONFIG_OMAP_IR) || defined(CONFIG_OMAP_IR_MODULE)
255 static int h2_transceiver_mode(struct device *dev, int state)
256 {
257         if (state & IR_SIRMODE)
258                 omap_set_gpio_dataout(H2_IRDA_FIRSEL_GPIO_PIN, 0);
259         else    /* MIR/FIR */
260                 omap_set_gpio_dataout(H2_IRDA_FIRSEL_GPIO_PIN, 1);
261
262         return 0;
263 }
264 #endif
265
266 static struct omap_irda_config h2_irda_data = {
267         .transceiver_cap        = IR_SIRMODE | IR_MIRMODE | IR_FIRMODE,
268         .rx_channel             = OMAP_DMA_UART3_RX,
269         .tx_channel             = OMAP_DMA_UART3_TX,
270         .dest_start             = UART3_THR,
271         .src_start              = UART3_RHR,
272         .tx_trigger             = 0,
273         .rx_trigger             = 0,
274 };
275
276 static struct resource h2_irda_resources[] = {
277         [0] = {
278                 .start  = INT_UART3,
279                 .end    = INT_UART3,
280                 .flags  = IORESOURCE_IRQ,
281         },
282 };
283
284 static u64 irda_dmamask = 0xffffffff;
285
286 static struct platform_device h2_irda_device = {
287         .name           = "omapirda",
288         .id             = 0,
289         .dev            = {
290                 .platform_data  = &h2_irda_data,
291                 .dma_mask       = &irda_dmamask,
292         },
293         .num_resources  = ARRAY_SIZE(h2_irda_resources),
294         .resource       = h2_irda_resources,
295 };
296
297 static struct platform_device h2_lcd_device = {
298         .name           = "lcd_h2",
299         .id             = -1,
300 };
301
302 struct {
303         struct clk      *mclk;
304         int             initialized;
305 } h2_tsc2101;
306
307 #define TSC2101_MUX_MCLK_ON     R10_1610_MCLK_ON
308 #define TSC2101_MUX_MCLK_OFF    R10_1610_MCLK_OFF
309
310 static void h2_lcd_dev_init(struct spi_device *tsc2101)
311 {
312         /* The LCD is connected to the GPIO pins of the TSC2101, so
313          * we have to tie them here. We can also register the LCD driver
314          * first only here, where we know that the TSC driver is ready.
315          */
316
317         h2_lcd_device.dev.platform_data = tsc2101;
318         platform_device_register(&h2_lcd_device);
319 }
320
321 static int h2_tsc2101_init(struct spi_device *spi)
322 {
323         int r;
324
325         if (h2_tsc2101.initialized) {
326                 printk(KERN_ERR "tsc2101: already initialized\n");
327                 return -ENODEV;
328         }
329
330         /* Get the MCLK */
331         h2_tsc2101.mclk = clk_get(&spi->dev, "mclk");
332         if (IS_ERR(h2_tsc2101.mclk)) {
333                 dev_err(&spi->dev, "unable to get the clock MCLK\n");
334                 return PTR_ERR(h2_tsc2101.mclk);
335         }
336         if ((r = clk_set_rate(h2_tsc2101.mclk, 12000000)) < 0) {
337                 dev_err(&spi->dev, "unable to set rate to the MCLK\n");
338                 goto err;
339         }
340
341         omap_cfg_reg(TSC2101_MUX_MCLK_OFF);
342         omap_cfg_reg(N15_1610_UWIRE_CS1);
343
344         h2_lcd_dev_init(spi);
345
346         return 0;
347 err:
348         clk_put(h2_tsc2101.mclk);
349         return r;
350 }
351
352 static void h2_tsc2101_cleanup(struct spi_device *spi)
353 {
354         clk_put(h2_tsc2101.mclk);
355         omap_cfg_reg(TSC2101_MUX_MCLK_OFF);
356 }
357
358 static void h2_tsc2101_enable_mclk(struct spi_device *spi)
359 {
360         omap_cfg_reg(TSC2101_MUX_MCLK_ON);
361         clk_enable(h2_tsc2101.mclk);
362 }
363
364 static void h2_tsc2101_disable_mclk(struct spi_device *spi)
365 {
366         clk_disable(h2_tsc2101.mclk);
367         omap_cfg_reg(R10_1610_MCLK_OFF);
368 }
369
370 static struct tsc2101_platform_data h2_tsc2101_platform_data = {
371         .init           = h2_tsc2101_init,
372         .cleanup        = h2_tsc2101_cleanup,
373         .enable_mclk    = h2_tsc2101_enable_mclk,
374         .disable_mclk   = h2_tsc2101_disable_mclk,
375 };
376
377 static struct spi_board_info h2_spi_board_info[] __initdata = {
378         [0] = {
379                 .modalias       = "tsc2101",
380                 .bus_num        = 2,
381                 .chip_select    = 1,
382                 .max_speed_hz   = 16000000,
383                 .platform_data  = &h2_tsc2101_platform_data,
384         },
385 };
386
387 static struct omap_mcbsp_reg_cfg mcbsp_regs = {
388         .spcr2 = FREE | FRST | GRST | XRST | XINTM(3),
389         .spcr1 = RINTM(3) | RRST,
390         .rcr2  = RPHASE | RFRLEN2(OMAP_MCBSP_WORD_8) |
391                 RWDLEN2(OMAP_MCBSP_WORD_16) | RDATDLY(1),
392         .rcr1  = RFRLEN1(OMAP_MCBSP_WORD_8) | RWDLEN1(OMAP_MCBSP_WORD_16),
393         .xcr2  = XPHASE | XFRLEN2(OMAP_MCBSP_WORD_8) |
394                 XWDLEN2(OMAP_MCBSP_WORD_16) | XDATDLY(1) | XFIG,
395         .xcr1  = XFRLEN1(OMAP_MCBSP_WORD_8) | XWDLEN1(OMAP_MCBSP_WORD_16),
396         .srgr1 = FWID(15),
397         .srgr2 = GSYNC | CLKSP | FSGM | FPER(31),
398
399         .pcr0  = CLKXM | CLKRM | FSXP | FSRP | CLKXP | CLKRP,
400         //.pcr0 = CLKXP | CLKRP,        /* mcbsp: slave */
401 };
402
403 static struct omap_alsa_codec_config alsa_config = {
404         .name                   = "H2 TSC2101",
405         .mcbsp_regs_alsa        = &mcbsp_regs,
406         .codec_configure_dev    = NULL, // tsc2101_configure,
407         .codec_set_samplerate   = NULL, // tsc2101_set_samplerate,
408         .codec_clock_setup      = NULL, // tsc2101_clock_setup,
409         .codec_clock_on         = NULL, // tsc2101_clock_on,
410         .codec_clock_off        = NULL, // tsc2101_clock_off,
411         .get_default_samplerate = NULL, // tsc2101_get_default_samplerate,
412 };
413
414 static struct platform_device h2_mcbsp1_device = {
415         .name   = "omap_alsa_mcbsp",
416         .id     = 1,
417         .dev = {
418                 .platform_data  = &alsa_config,
419         },
420 };
421
422 static struct platform_device *h2_devices[] __initdata = {
423         &h2_nor_device,
424         &h2_nand_device,
425         &h2_smc91x_device,
426         &h2_irda_device,
427         &h2_kp_device,
428         &h2_mcbsp1_device,
429 };
430
431 static void __init h2_init_smc91x(void)
432 {
433         if ((omap_request_gpio(0)) < 0) {
434                 printk("Error requesting gpio 0 for smc91x irq\n");
435                 return;
436         }
437 }
438
439 static void __init h2_init_irq(void)
440 {
441         omap1_init_common_hw();
442         omap_init_irq();
443         omap_gpio_init();
444         h2_init_smc91x();
445 }
446
447 static struct omap_usb_config h2_usb_config __initdata = {
448         /* usb1 has a Mini-AB port and external isp1301 transceiver */
449         .otg            = 2,
450
451 #ifdef  CONFIG_USB_GADGET_OMAP
452         .hmc_mode       = 19,   // 0:host(off) 1:dev|otg 2:disabled
453         // .hmc_mode    = 21,   // 0:host(off) 1:dev(loopback) 2:host(loopback)
454 #elif   defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE)
455         /* needs OTG cable, or NONSTANDARD (B-to-MiniB) */
456         .hmc_mode       = 20,   // 1:dev|otg(off) 1:host 2:disabled
457 #endif
458
459         .pins[1]        = 3,
460 };
461
462 static struct omap_mmc_config h2_mmc_config __initdata = {
463         .mmc[0] = {
464                 .enabled        = 1,
465                 .wire4          = 1,
466         },
467 };
468
469 extern struct omap_mmc_platform_data h2_mmc_data;
470
471 static struct omap_uart_config h2_uart_config __initdata = {
472         .enabled_uarts = ((1 << 0) | (1 << 1) | (1 << 2)),
473 };
474
475 static struct omap_lcd_config h2_lcd_config __initdata = {
476         .ctrl_name      = "internal",
477 };
478
479 static struct omap_board_config_kernel h2_config[] __initdata = {
480         { OMAP_TAG_USB,         &h2_usb_config },
481         { OMAP_TAG_MMC,         &h2_mmc_config },
482         { OMAP_TAG_UART,        &h2_uart_config },
483         { OMAP_TAG_LCD,         &h2_lcd_config },
484 };
485
486 static struct omap_gpio_switch h2_gpio_switches[] __initdata = {
487         {
488                 .name                   = "mmc_slot",
489                 .gpio                   = OMAP_MPUIO(1),
490                 .type                   = OMAP_GPIO_SWITCH_TYPE_COVER,
491                 .debounce_rising        = 100,
492                 .debounce_falling       = 0,
493                 .notify                 = h2_mmc_slot_cover_handler,
494                 .notify_data            = NULL,
495         },
496 };
497
498 #define H2_NAND_RB_GPIO_PIN     62
499
500 static int h2_nand_dev_ready(struct omap_nand_platform_data *data)
501 {
502         return omap_get_gpio_datain(H2_NAND_RB_GPIO_PIN);
503 }
504
505 extern void __init h2_mmc_init(void);
506
507 static void __init h2_init(void)
508 {
509         /* Here we assume the NOR boot config:  NOR on CS3 (possibly swapped
510          * to address 0 by a dip switch), NAND on CS2B.  The NAND driver will
511          * notice whether a NAND chip is enabled at probe time.
512          *
513          * FIXME revC boards (and H3) support NAND-boot, with a dip switch to
514          * put NOR on CS2B and NAND (which on H2 may be 16bit) on CS3.  Try
515          * detecting that in code here, to avoid probing every possible flash
516          * configuration...
517          */
518         h2_nor_resource.end = h2_nor_resource.start = omap_cs3_phys();
519         h2_nor_resource.end += SZ_32M - 1;
520
521         h2_nand_resource.end = h2_nand_resource.start = OMAP_CS2B_PHYS;
522         h2_nand_resource.end += SZ_4K - 1;
523         if (!(omap_request_gpio(H2_NAND_RB_GPIO_PIN)))
524                 h2_nand_data.dev_ready = h2_nand_dev_ready;
525
526         omap_cfg_reg(L3_1610_FLASH_CS2B_OE);
527         omap_cfg_reg(M8_1610_FLASH_CS2B_WE);
528
529         /* MMC:  card detect and WP */
530         // omap_cfg_reg(U19_ARMIO1);            /* CD */
531         omap_cfg_reg(BALLOUT_V8_ARMIO3);        /* WP */
532
533         /* Irda */
534 #if defined(CONFIG_OMAP_IR) || defined(CONFIG_OMAP_IR_MODULE)
535         omap_writel(omap_readl(FUNC_MUX_CTRL_A) | 7, FUNC_MUX_CTRL_A);
536         if (!(omap_request_gpio(H2_IRDA_FIRSEL_GPIO_PIN))) {
537                 omap_set_gpio_direction(H2_IRDA_FIRSEL_GPIO_PIN, 0);
538                 h2_irda_data.transceiver_mode = h2_transceiver_mode;
539         }
540 #endif
541
542         platform_add_devices(h2_devices, ARRAY_SIZE(h2_devices));
543         spi_register_board_info(h2_spi_board_info,
544                                 ARRAY_SIZE(h2_spi_board_info));
545         omap_board_config = h2_config;
546         omap_board_config_size = ARRAY_SIZE(h2_config);
547         omap_serial_init();
548         omap_register_i2c_bus(1, 100, NULL, 0);
549         h2_mmc_init();
550         omap_register_gpio_switches(h2_gpio_switches,
551                                     ARRAY_SIZE(h2_gpio_switches));
552 }
553
554 static void __init h2_map_io(void)
555 {
556         omap1_map_common_io();
557 }
558
559 MACHINE_START(OMAP_H2, "TI-H2")
560         /* Maintainer: Imre Deak <imre.deak@nokia.com> */
561         .phys_io        = 0xfff00000,
562         .io_pg_offst    = ((0xfef00000) >> 18) & 0xfffc,
563         .boot_params    = 0x10000100,
564         .map_io         = h2_map_io,
565         .init_irq       = h2_init_irq,
566         .init_machine   = h2_init,
567         .timer          = &omap_timer,
568 MACHINE_END