]> pilppa.org Git - linux-2.6-omap-h63xx.git/blob - drivers/net/r8169.c
r8169: prevent excessive busy-waiting
[linux-2.6-omap-h63xx.git] / drivers / net / r8169.c
1 /*
2 =========================================================================
3  r8169.c: A RealTek RTL-8169 Gigabit Ethernet driver for Linux kernel 2.4.x.
4  --------------------------------------------------------------------
5
6  History:
7  Feb  4 2002    - created initially by ShuChen <shuchen@realtek.com.tw>.
8  May 20 2002    - Add link status force-mode and TBI mode support.
9         2004    - Massive updates. See kernel SCM system for details.
10 =========================================================================
11   1. [DEPRECATED: use ethtool instead] The media can be forced in 5 modes.
12          Command: 'insmod r8169 media = SET_MEDIA'
13          Ex:      'insmod r8169 media = 0x04' will force PHY to operate in 100Mpbs Half-duplex.
14         
15          SET_MEDIA can be:
16                 _10_Half        = 0x01
17                 _10_Full        = 0x02
18                 _100_Half       = 0x04
19                 _100_Full       = 0x08
20                 _1000_Full      = 0x10
21   
22   2. Support TBI mode.
23 =========================================================================
24 VERSION 1.1     <2002/10/4>
25
26         The bit4:0 of MII register 4 is called "selector field", and have to be
27         00001b to indicate support of IEEE std 802.3 during NWay process of
28         exchanging Link Code Word (FLP). 
29
30 VERSION 1.2     <2002/11/30>
31
32         - Large style cleanup
33         - Use ether_crc in stock kernel (linux/crc32.h)
34         - Copy mc_filter setup code from 8139cp
35           (includes an optimization, and avoids set_bit use)
36
37 VERSION 1.6LK   <2004/04/14>
38
39         - Merge of Realtek's version 1.6
40         - Conversion to DMA API
41         - Suspend/resume
42         - Endianness
43         - Misc Rx/Tx bugs
44
45 VERSION 2.2LK   <2005/01/25>
46
47         - RX csum, TX csum/SG, TSO
48         - VLAN
49         - baby (< 7200) Jumbo frames support
50         - Merge of Realtek's version 2.2 (new phy)
51  */
52
53 #include <linux/module.h>
54 #include <linux/moduleparam.h>
55 #include <linux/pci.h>
56 #include <linux/netdevice.h>
57 #include <linux/etherdevice.h>
58 #include <linux/delay.h>
59 #include <linux/ethtool.h>
60 #include <linux/mii.h>
61 #include <linux/if_vlan.h>
62 #include <linux/crc32.h>
63 #include <linux/in.h>
64 #include <linux/ip.h>
65 #include <linux/tcp.h>
66 #include <linux/init.h>
67 #include <linux/dma-mapping.h>
68
69 #include <asm/io.h>
70 #include <asm/irq.h>
71
72 #ifdef CONFIG_R8169_NAPI
73 #define NAPI_SUFFIX     "-NAPI"
74 #else
75 #define NAPI_SUFFIX     ""
76 #endif
77
78 #define RTL8169_VERSION "2.2LK" NAPI_SUFFIX
79 #define MODULENAME "r8169"
80 #define PFX MODULENAME ": "
81
82 #ifdef RTL8169_DEBUG
83 #define assert(expr) \
84         if(!(expr)) {                                   \
85                 printk( "Assertion failed! %s,%s,%s,line=%d\n", \
86                 #expr,__FILE__,__FUNCTION__,__LINE__);          \
87         }
88 #define dprintk(fmt, args...)   do { printk(PFX fmt, ## args); } while (0)
89 #else
90 #define assert(expr) do {} while (0)
91 #define dprintk(fmt, args...)   do {} while (0)
92 #endif /* RTL8169_DEBUG */
93
94 #define R8169_MSG_DEFAULT \
95         (NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN)
96
97 #define TX_BUFFS_AVAIL(tp) \
98         (tp->dirty_tx + NUM_TX_DESC - tp->cur_tx - 1)
99
100 #ifdef CONFIG_R8169_NAPI
101 #define rtl8169_rx_skb                  netif_receive_skb
102 #define rtl8169_rx_hwaccel_skb          vlan_hwaccel_receive_skb
103 #define rtl8169_rx_quota(count, quota)  min(count, quota)
104 #else
105 #define rtl8169_rx_skb                  netif_rx
106 #define rtl8169_rx_hwaccel_skb          vlan_hwaccel_rx
107 #define rtl8169_rx_quota(count, quota)  count
108 #endif
109
110 /* media options */
111 #define MAX_UNITS 8
112 static int media[MAX_UNITS] = { -1, -1, -1, -1, -1, -1, -1, -1 };
113 static int num_media = 0;
114
115 /* Maximum events (Rx packets, etc.) to handle at each interrupt. */
116 static int max_interrupt_work = 20;
117
118 /* Maximum number of multicast addresses to filter (vs. Rx-all-multicast).
119    The RTL chips use a 64 element hash table based on the Ethernet CRC. */
120 static int multicast_filter_limit = 32;
121
122 /* MAC address length */
123 #define MAC_ADDR_LEN    6
124
125 #define RX_FIFO_THRESH  7       /* 7 means NO threshold, Rx buffer level before first PCI xfer. */
126 #define RX_DMA_BURST    6       /* Maximum PCI burst, '6' is 1024 */
127 #define TX_DMA_BURST    6       /* Maximum PCI burst, '6' is 1024 */
128 #define EarlyTxThld     0x3F    /* 0x3F means NO early transmit */
129 #define RxPacketMaxSize 0x3FE8  /* 16K - 1 - ETH_HLEN - VLAN - CRC... */
130 #define SafeMtu         0x1c20  /* ... actually life sucks beyond ~7k */
131 #define InterFrameGap   0x03    /* 3 means InterFrameGap = the shortest one */
132
133 #define R8169_REGS_SIZE         256
134 #define R8169_NAPI_WEIGHT       64
135 #define NUM_TX_DESC     64      /* Number of Tx descriptor registers */
136 #define NUM_RX_DESC     256     /* Number of Rx descriptor registers */
137 #define RX_BUF_SIZE     1536    /* Rx Buffer size */
138 #define R8169_TX_RING_BYTES     (NUM_TX_DESC * sizeof(struct TxDesc))
139 #define R8169_RX_RING_BYTES     (NUM_RX_DESC * sizeof(struct RxDesc))
140
141 #define RTL8169_TX_TIMEOUT      (6*HZ)
142 #define RTL8169_PHY_TIMEOUT     (10*HZ)
143
144 /* write/read MMIO register */
145 #define RTL_W8(reg, val8)       writeb ((val8), ioaddr + (reg))
146 #define RTL_W16(reg, val16)     writew ((val16), ioaddr + (reg))
147 #define RTL_W32(reg, val32)     writel ((val32), ioaddr + (reg))
148 #define RTL_R8(reg)             readb (ioaddr + (reg))
149 #define RTL_R16(reg)            readw (ioaddr + (reg))
150 #define RTL_R32(reg)            ((unsigned long) readl (ioaddr + (reg)))
151
152 enum mac_version {
153         RTL_GIGA_MAC_VER_B = 0x00,
154         /* RTL_GIGA_MAC_VER_C = 0x03, */
155         RTL_GIGA_MAC_VER_D = 0x01,
156         RTL_GIGA_MAC_VER_E = 0x02,
157         RTL_GIGA_MAC_VER_X = 0x04       /* Greater than RTL_GIGA_MAC_VER_E */
158 };
159
160 enum phy_version {
161         RTL_GIGA_PHY_VER_C = 0x03, /* PHY Reg 0x03 bit0-3 == 0x0000 */
162         RTL_GIGA_PHY_VER_D = 0x04, /* PHY Reg 0x03 bit0-3 == 0x0000 */
163         RTL_GIGA_PHY_VER_E = 0x05, /* PHY Reg 0x03 bit0-3 == 0x0000 */
164         RTL_GIGA_PHY_VER_F = 0x06, /* PHY Reg 0x03 bit0-3 == 0x0001 */
165         RTL_GIGA_PHY_VER_G = 0x07, /* PHY Reg 0x03 bit0-3 == 0x0002 */
166         RTL_GIGA_PHY_VER_H = 0x08, /* PHY Reg 0x03 bit0-3 == 0x0003 */
167 };
168
169
170 #define _R(NAME,MAC,MASK) \
171         { .name = NAME, .mac_version = MAC, .RxConfigMask = MASK }
172
173 static const struct {
174         const char *name;
175         u8 mac_version;
176         u32 RxConfigMask;       /* Clears the bits supported by this chip */
177 } rtl_chip_info[] = {
178         _R("RTL8169",           RTL_GIGA_MAC_VER_B, 0xff7e1880),
179         _R("RTL8169s/8110s",    RTL_GIGA_MAC_VER_D, 0xff7e1880),
180         _R("RTL8169s/8110s",    RTL_GIGA_MAC_VER_E, 0xff7e1880),
181         _R("RTL8169s/8110s",    RTL_GIGA_MAC_VER_X, 0xff7e1880),
182 };
183 #undef _R
184
185 static struct pci_device_id rtl8169_pci_tbl[] = {
186         { PCI_DEVICE(PCI_VENDOR_ID_REALTEK,     0x8169), },
187         { PCI_DEVICE(PCI_VENDOR_ID_DLINK,       0x4300), },
188         { PCI_DEVICE(0x16ec,                    0x0116), },
189         { PCI_VENDOR_ID_LINKSYS,                0x1032, PCI_ANY_ID, 0x0024, },
190         {0,},
191 };
192
193 MODULE_DEVICE_TABLE(pci, rtl8169_pci_tbl);
194
195 static int rx_copybreak = 200;
196 static int use_dac;
197 static struct {
198         u32 msg_enable;
199 } debug = { -1 };
200
201 enum RTL8169_registers {
202         MAC0 = 0,               /* Ethernet hardware address. */
203         MAR0 = 8,               /* Multicast filter. */
204         CounterAddrLow = 0x10,
205         CounterAddrHigh = 0x14,
206         TxDescStartAddrLow = 0x20,
207         TxDescStartAddrHigh = 0x24,
208         TxHDescStartAddrLow = 0x28,
209         TxHDescStartAddrHigh = 0x2c,
210         FLASH = 0x30,
211         ERSR = 0x36,
212         ChipCmd = 0x37,
213         TxPoll = 0x38,
214         IntrMask = 0x3C,
215         IntrStatus = 0x3E,
216         TxConfig = 0x40,
217         RxConfig = 0x44,
218         RxMissed = 0x4C,
219         Cfg9346 = 0x50,
220         Config0 = 0x51,
221         Config1 = 0x52,
222         Config2 = 0x53,
223         Config3 = 0x54,
224         Config4 = 0x55,
225         Config5 = 0x56,
226         MultiIntr = 0x5C,
227         PHYAR = 0x60,
228         TBICSR = 0x64,
229         TBI_ANAR = 0x68,
230         TBI_LPAR = 0x6A,
231         PHYstatus = 0x6C,
232         RxMaxSize = 0xDA,
233         CPlusCmd = 0xE0,
234         IntrMitigate = 0xE2,
235         RxDescAddrLow = 0xE4,
236         RxDescAddrHigh = 0xE8,
237         EarlyTxThres = 0xEC,
238         FuncEvent = 0xF0,
239         FuncEventMask = 0xF4,
240         FuncPresetState = 0xF8,
241         FuncForceEvent = 0xFC,
242 };
243
244 enum RTL8169_register_content {
245         /* InterruptStatusBits */
246         SYSErr = 0x8000,
247         PCSTimeout = 0x4000,
248         SWInt = 0x0100,
249         TxDescUnavail = 0x80,
250         RxFIFOOver = 0x40,
251         LinkChg = 0x20,
252         RxOverflow = 0x10,
253         TxErr = 0x08,
254         TxOK = 0x04,
255         RxErr = 0x02,
256         RxOK = 0x01,
257
258         /* RxStatusDesc */
259         RxRES = 0x00200000,
260         RxCRC = 0x00080000,
261         RxRUNT = 0x00100000,
262         RxRWT = 0x00400000,
263
264         /* ChipCmdBits */
265         CmdReset = 0x10,
266         CmdRxEnb = 0x08,
267         CmdTxEnb = 0x04,
268         RxBufEmpty = 0x01,
269
270         /* Cfg9346Bits */
271         Cfg9346_Lock = 0x00,
272         Cfg9346_Unlock = 0xC0,
273
274         /* rx_mode_bits */
275         AcceptErr = 0x20,
276         AcceptRunt = 0x10,
277         AcceptBroadcast = 0x08,
278         AcceptMulticast = 0x04,
279         AcceptMyPhys = 0x02,
280         AcceptAllPhys = 0x01,
281
282         /* RxConfigBits */
283         RxCfgFIFOShift = 13,
284         RxCfgDMAShift = 8,
285
286         /* TxConfigBits */
287         TxInterFrameGapShift = 24,
288         TxDMAShift = 8, /* DMA burst value (0-7) is shift this many bits */
289
290         /* TBICSR p.28 */
291         TBIReset        = 0x80000000,
292         TBILoopback     = 0x40000000,
293         TBINwEnable     = 0x20000000,
294         TBINwRestart    = 0x10000000,
295         TBILinkOk       = 0x02000000,
296         TBINwComplete   = 0x01000000,
297
298         /* CPlusCmd p.31 */
299         RxVlan          = (1 << 6),
300         RxChkSum        = (1 << 5),
301         PCIDAC          = (1 << 4),
302         PCIMulRW        = (1 << 3),
303
304         /* rtl8169_PHYstatus */
305         TBI_Enable = 0x80,
306         TxFlowCtrl = 0x40,
307         RxFlowCtrl = 0x20,
308         _1000bpsF = 0x10,
309         _100bps = 0x08,
310         _10bps = 0x04,
311         LinkStatus = 0x02,
312         FullDup = 0x01,
313
314         /* GIGABIT_PHY_registers */
315         PHY_CTRL_REG = 0,
316         PHY_STAT_REG = 1,
317         PHY_AUTO_NEGO_REG = 4,
318         PHY_1000_CTRL_REG = 9,
319
320         /* GIGABIT_PHY_REG_BIT */
321         PHY_Restart_Auto_Nego = 0x0200,
322         PHY_Enable_Auto_Nego = 0x1000,
323
324         /* PHY_STAT_REG = 1 */
325         PHY_Auto_Neco_Comp = 0x0020,
326
327         /* PHY_AUTO_NEGO_REG = 4 */
328         PHY_Cap_10_Half = 0x0020,
329         PHY_Cap_10_Full = 0x0040,
330         PHY_Cap_100_Half = 0x0080,
331         PHY_Cap_100_Full = 0x0100,
332
333         /* PHY_1000_CTRL_REG = 9 */
334         PHY_Cap_1000_Full = 0x0200,
335
336         PHY_Cap_Null = 0x0,
337
338         /* _MediaType */
339         _10_Half = 0x01,
340         _10_Full = 0x02,
341         _100_Half = 0x04,
342         _100_Full = 0x08,
343         _1000_Full = 0x10,
344
345         /* _TBICSRBit */
346         TBILinkOK = 0x02000000,
347
348         /* DumpCounterCommand */
349         CounterDump = 0x8,
350 };
351
352 enum _DescStatusBit {
353         DescOwn         = (1 << 31), /* Descriptor is owned by NIC */
354         RingEnd         = (1 << 30), /* End of descriptor ring */
355         FirstFrag       = (1 << 29), /* First segment of a packet */
356         LastFrag        = (1 << 28), /* Final segment of a packet */
357
358         /* Tx private */
359         LargeSend       = (1 << 27), /* TCP Large Send Offload (TSO) */
360         MSSShift        = 16,        /* MSS value position */
361         MSSMask         = 0xfff,     /* MSS value + LargeSend bit: 12 bits */
362         IPCS            = (1 << 18), /* Calculate IP checksum */
363         UDPCS           = (1 << 17), /* Calculate UDP/IP checksum */
364         TCPCS           = (1 << 16), /* Calculate TCP/IP checksum */
365         TxVlanTag       = (1 << 17), /* Add VLAN tag */
366
367         /* Rx private */
368         PID1            = (1 << 18), /* Protocol ID bit 1/2 */
369         PID0            = (1 << 17), /* Protocol ID bit 2/2 */
370
371 #define RxProtoUDP      (PID1)
372 #define RxProtoTCP      (PID0)
373 #define RxProtoIP       (PID1 | PID0)
374 #define RxProtoMask     RxProtoIP
375
376         IPFail          = (1 << 16), /* IP checksum failed */
377         UDPFail         = (1 << 15), /* UDP/IP checksum failed */
378         TCPFail         = (1 << 14), /* TCP/IP checksum failed */
379         RxVlanTag       = (1 << 16), /* VLAN tag available */
380 };
381
382 #define RsvdMask        0x3fffc000
383
384 struct TxDesc {
385         u32 opts1;
386         u32 opts2;
387         u64 addr;
388 };
389
390 struct RxDesc {
391         u32 opts1;
392         u32 opts2;
393         u64 addr;
394 };
395
396 struct ring_info {
397         struct sk_buff  *skb;
398         u32             len;
399         u8              __pad[sizeof(void *) - sizeof(u32)];
400 };
401
402 struct rtl8169_private {
403         void __iomem *mmio_addr;        /* memory map physical address */
404         struct pci_dev *pci_dev;        /* Index of PCI device */
405         struct net_device_stats stats;  /* statistics of net device */
406         spinlock_t lock;                /* spin lock flag */
407         u32 msg_enable;
408         int chipset;
409         int mac_version;
410         int phy_version;
411         u32 cur_rx; /* Index into the Rx descriptor buffer of next Rx pkt. */
412         u32 cur_tx; /* Index into the Tx descriptor buffer of next Rx pkt. */
413         u32 dirty_rx;
414         u32 dirty_tx;
415         struct TxDesc *TxDescArray;     /* 256-aligned Tx descriptor ring */
416         struct RxDesc *RxDescArray;     /* 256-aligned Rx descriptor ring */
417         dma_addr_t TxPhyAddr;
418         dma_addr_t RxPhyAddr;
419         struct sk_buff *Rx_skbuff[NUM_RX_DESC]; /* Rx data buffers */
420         struct ring_info tx_skb[NUM_TX_DESC];   /* Tx data buffers */
421         unsigned rx_buf_sz;
422         struct timer_list timer;
423         u16 cp_cmd;
424         u16 intr_mask;
425         int phy_auto_nego_reg;
426         int phy_1000_ctrl_reg;
427 #ifdef CONFIG_R8169_VLAN
428         struct vlan_group *vlgrp;
429 #endif
430         int (*set_speed)(struct net_device *, u8 autoneg, u16 speed, u8 duplex);
431         void (*get_settings)(struct net_device *, struct ethtool_cmd *);
432         void (*phy_reset_enable)(void __iomem *);
433         unsigned int (*phy_reset_pending)(void __iomem *);
434         unsigned int (*link_ok)(void __iomem *);
435         struct work_struct task;
436 };
437
438 MODULE_AUTHOR("Realtek and the Linux r8169 crew <netdev@vger.kernel.org>");
439 MODULE_DESCRIPTION("RealTek RTL-8169 Gigabit Ethernet driver");
440 module_param_array(media, int, &num_media, 0);
441 MODULE_PARM_DESC(media, "force phy operation. Deprecated by ethtool (8).");
442 module_param(rx_copybreak, int, 0);
443 MODULE_PARM_DESC(rx_copybreak, "Copy breakpoint for copy-only-tiny-frames");
444 module_param(use_dac, int, 0);
445 MODULE_PARM_DESC(use_dac, "Enable PCI DAC. Unsafe on 32 bit PCI slot.");
446 module_param_named(debug, debug.msg_enable, int, 0);
447 MODULE_PARM_DESC(debug, "Debug verbosity level (0=none, ..., 16=all)");
448 MODULE_LICENSE("GPL");
449 MODULE_VERSION(RTL8169_VERSION);
450
451 static int rtl8169_open(struct net_device *dev);
452 static int rtl8169_start_xmit(struct sk_buff *skb, struct net_device *dev);
453 static irqreturn_t rtl8169_interrupt(int irq, void *dev_instance,
454                               struct pt_regs *regs);
455 static int rtl8169_init_ring(struct net_device *dev);
456 static void rtl8169_hw_start(struct net_device *dev);
457 static int rtl8169_close(struct net_device *dev);
458 static void rtl8169_set_rx_mode(struct net_device *dev);
459 static void rtl8169_tx_timeout(struct net_device *dev);
460 static struct net_device_stats *rtl8169_get_stats(struct net_device *dev);
461 static int rtl8169_rx_interrupt(struct net_device *, struct rtl8169_private *,
462                                 void __iomem *);
463 static int rtl8169_change_mtu(struct net_device *dev, int new_mtu);
464 static void rtl8169_down(struct net_device *dev);
465
466 #ifdef CONFIG_R8169_NAPI
467 static int rtl8169_poll(struct net_device *dev, int *budget);
468 #endif
469
470 static const u16 rtl8169_intr_mask =
471         SYSErr | LinkChg | RxOverflow | RxFIFOOver | TxErr | TxOK | RxErr | RxOK;
472 static const u16 rtl8169_napi_event =
473         RxOK | RxOverflow | RxFIFOOver | TxOK | TxErr;
474 static const unsigned int rtl8169_rx_config =
475     (RX_FIFO_THRESH << RxCfgFIFOShift) | (RX_DMA_BURST << RxCfgDMAShift);
476
477 #define PHY_Cap_10_Half_Or_Less PHY_Cap_10_Half
478 #define PHY_Cap_10_Full_Or_Less PHY_Cap_10_Full | PHY_Cap_10_Half_Or_Less
479 #define PHY_Cap_100_Half_Or_Less PHY_Cap_100_Half | PHY_Cap_10_Full_Or_Less
480 #define PHY_Cap_100_Full_Or_Less PHY_Cap_100_Full | PHY_Cap_100_Half_Or_Less
481
482 static void mdio_write(void __iomem *ioaddr, int RegAddr, int value)
483 {
484         int i;
485
486         RTL_W32(PHYAR, 0x80000000 | (RegAddr & 0xFF) << 16 | value);
487
488         for (i = 20; i > 0; i--) {
489                 /* Check if the RTL8169 has completed writing to the specified MII register */
490                 if (!(RTL_R32(PHYAR) & 0x80000000)) 
491                         break;
492                 udelay(25);
493         }
494 }
495
496 static int mdio_read(void __iomem *ioaddr, int RegAddr)
497 {
498         int i, value = -1;
499
500         RTL_W32(PHYAR, 0x0 | (RegAddr & 0xFF) << 16);
501
502         for (i = 20; i > 0; i--) {
503                 /* Check if the RTL8169 has completed retrieving data from the specified MII register */
504                 if (RTL_R32(PHYAR) & 0x80000000) {
505                         value = (int) (RTL_R32(PHYAR) & 0xFFFF);
506                         break;
507                 }
508                 udelay(25);
509         }
510         return value;
511 }
512
513 static void rtl8169_irq_mask_and_ack(void __iomem *ioaddr)
514 {
515         RTL_W16(IntrMask, 0x0000);
516
517         RTL_W16(IntrStatus, 0xffff);
518 }
519
520 static void rtl8169_asic_down(void __iomem *ioaddr)
521 {
522         RTL_W8(ChipCmd, 0x00);
523         rtl8169_irq_mask_and_ack(ioaddr);
524         RTL_R16(CPlusCmd);
525 }
526
527 static unsigned int rtl8169_tbi_reset_pending(void __iomem *ioaddr)
528 {
529         return RTL_R32(TBICSR) & TBIReset;
530 }
531
532 static unsigned int rtl8169_xmii_reset_pending(void __iomem *ioaddr)
533 {
534         return mdio_read(ioaddr, 0) & 0x8000;
535 }
536
537 static unsigned int rtl8169_tbi_link_ok(void __iomem *ioaddr)
538 {
539         return RTL_R32(TBICSR) & TBILinkOk;
540 }
541
542 static unsigned int rtl8169_xmii_link_ok(void __iomem *ioaddr)
543 {
544         return RTL_R8(PHYstatus) & LinkStatus;
545 }
546
547 static void rtl8169_tbi_reset_enable(void __iomem *ioaddr)
548 {
549         RTL_W32(TBICSR, RTL_R32(TBICSR) | TBIReset);
550 }
551
552 static void rtl8169_xmii_reset_enable(void __iomem *ioaddr)
553 {
554         unsigned int val;
555
556         val = (mdio_read(ioaddr, PHY_CTRL_REG) | 0x8000) & 0xffff;
557         mdio_write(ioaddr, PHY_CTRL_REG, val);
558 }
559
560 static void rtl8169_check_link_status(struct net_device *dev,
561                                       struct rtl8169_private *tp, void __iomem *ioaddr)
562 {
563         unsigned long flags;
564
565         spin_lock_irqsave(&tp->lock, flags);
566         if (tp->link_ok(ioaddr)) {
567                 netif_carrier_on(dev);
568                 if (netif_msg_ifup(tp))
569                         printk(KERN_INFO PFX "%s: link up\n", dev->name);
570         } else {
571                 if (netif_msg_ifdown(tp))
572                         printk(KERN_INFO PFX "%s: link down\n", dev->name);
573                 netif_carrier_off(dev);
574         }
575         spin_unlock_irqrestore(&tp->lock, flags);
576 }
577
578 static void rtl8169_link_option(int idx, u8 *autoneg, u16 *speed, u8 *duplex)
579 {
580         struct {
581                 u16 speed;
582                 u8 duplex;
583                 u8 autoneg;
584                 u8 media;
585         } link_settings[] = {
586                 { SPEED_10,     DUPLEX_HALF, AUTONEG_DISABLE,   _10_Half },
587                 { SPEED_10,     DUPLEX_FULL, AUTONEG_DISABLE,   _10_Full },
588                 { SPEED_100,    DUPLEX_HALF, AUTONEG_DISABLE,   _100_Half },
589                 { SPEED_100,    DUPLEX_FULL, AUTONEG_DISABLE,   _100_Full },
590                 { SPEED_1000,   DUPLEX_FULL, AUTONEG_DISABLE,   _1000_Full },
591                 /* Make TBI happy */
592                 { SPEED_1000,   DUPLEX_FULL, AUTONEG_ENABLE,    0xff }
593         }, *p;
594         unsigned char option;
595         
596         option = ((idx < MAX_UNITS) && (idx >= 0)) ? media[idx] : 0xff;
597
598         if ((option != 0xff) && !idx && netif_msg_drv(&debug))
599                 printk(KERN_WARNING PFX "media option is deprecated.\n");
600
601         for (p = link_settings; p->media != 0xff; p++) {
602                 if (p->media == option)
603                         break;
604         }
605         *autoneg = p->autoneg;
606         *speed = p->speed;
607         *duplex = p->duplex;
608 }
609
610 static void rtl8169_get_drvinfo(struct net_device *dev,
611                                 struct ethtool_drvinfo *info)
612 {
613         struct rtl8169_private *tp = netdev_priv(dev);
614
615         strcpy(info->driver, MODULENAME);
616         strcpy(info->version, RTL8169_VERSION);
617         strcpy(info->bus_info, pci_name(tp->pci_dev));
618 }
619
620 static int rtl8169_get_regs_len(struct net_device *dev)
621 {
622         return R8169_REGS_SIZE;
623 }
624
625 static int rtl8169_set_speed_tbi(struct net_device *dev,
626                                  u8 autoneg, u16 speed, u8 duplex)
627 {
628         struct rtl8169_private *tp = netdev_priv(dev);
629         void __iomem *ioaddr = tp->mmio_addr;
630         int ret = 0;
631         u32 reg;
632
633         reg = RTL_R32(TBICSR);
634         if ((autoneg == AUTONEG_DISABLE) && (speed == SPEED_1000) &&
635             (duplex == DUPLEX_FULL)) {
636                 RTL_W32(TBICSR, reg & ~(TBINwEnable | TBINwRestart));
637         } else if (autoneg == AUTONEG_ENABLE)
638                 RTL_W32(TBICSR, reg | TBINwEnable | TBINwRestart);
639         else {
640                 if (netif_msg_link(tp)) {
641                         printk(KERN_WARNING "%s: "
642                                "incorrect speed setting refused in TBI mode\n",
643                                dev->name);
644                 }
645                 ret = -EOPNOTSUPP;
646         }
647
648         return ret;
649 }
650
651 static int rtl8169_set_speed_xmii(struct net_device *dev,
652                                   u8 autoneg, u16 speed, u8 duplex)
653 {
654         struct rtl8169_private *tp = netdev_priv(dev);
655         void __iomem *ioaddr = tp->mmio_addr;
656         int auto_nego, giga_ctrl;
657
658         auto_nego = mdio_read(ioaddr, PHY_AUTO_NEGO_REG);
659         auto_nego &= ~(PHY_Cap_10_Half | PHY_Cap_10_Full |
660                        PHY_Cap_100_Half | PHY_Cap_100_Full);
661         giga_ctrl = mdio_read(ioaddr, PHY_1000_CTRL_REG);
662         giga_ctrl &= ~(PHY_Cap_1000_Full | PHY_Cap_Null);
663
664         if (autoneg == AUTONEG_ENABLE) {
665                 auto_nego |= (PHY_Cap_10_Half | PHY_Cap_10_Full |
666                               PHY_Cap_100_Half | PHY_Cap_100_Full);
667                 giga_ctrl |= PHY_Cap_1000_Full;
668         } else {
669                 if (speed == SPEED_10)
670                         auto_nego |= PHY_Cap_10_Half | PHY_Cap_10_Full;
671                 else if (speed == SPEED_100)
672                         auto_nego |= PHY_Cap_100_Half | PHY_Cap_100_Full;
673                 else if (speed == SPEED_1000)
674                         giga_ctrl |= PHY_Cap_1000_Full;
675
676                 if (duplex == DUPLEX_HALF)
677                         auto_nego &= ~(PHY_Cap_10_Full | PHY_Cap_100_Full);
678         }
679
680         tp->phy_auto_nego_reg = auto_nego;
681         tp->phy_1000_ctrl_reg = giga_ctrl;
682
683         mdio_write(ioaddr, PHY_AUTO_NEGO_REG, auto_nego);
684         mdio_write(ioaddr, PHY_1000_CTRL_REG, giga_ctrl);
685         mdio_write(ioaddr, PHY_CTRL_REG, PHY_Enable_Auto_Nego |
686                                          PHY_Restart_Auto_Nego);
687         return 0;
688 }
689
690 static int rtl8169_set_speed(struct net_device *dev,
691                              u8 autoneg, u16 speed, u8 duplex)
692 {
693         struct rtl8169_private *tp = netdev_priv(dev);
694         int ret;
695
696         ret = tp->set_speed(dev, autoneg, speed, duplex);
697
698         if (netif_running(dev) && (tp->phy_1000_ctrl_reg & PHY_Cap_1000_Full))
699                 mod_timer(&tp->timer, jiffies + RTL8169_PHY_TIMEOUT);
700
701         return ret;
702 }
703
704 static int rtl8169_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
705 {
706         struct rtl8169_private *tp = netdev_priv(dev);
707         unsigned long flags;
708         int ret;
709
710         spin_lock_irqsave(&tp->lock, flags);
711         ret = rtl8169_set_speed(dev, cmd->autoneg, cmd->speed, cmd->duplex);
712         spin_unlock_irqrestore(&tp->lock, flags);
713         
714         return ret;
715 }
716
717 static u32 rtl8169_get_rx_csum(struct net_device *dev)
718 {
719         struct rtl8169_private *tp = netdev_priv(dev);
720
721         return tp->cp_cmd & RxChkSum;
722 }
723
724 static int rtl8169_set_rx_csum(struct net_device *dev, u32 data)
725 {
726         struct rtl8169_private *tp = netdev_priv(dev);
727         void __iomem *ioaddr = tp->mmio_addr;
728         unsigned long flags;
729
730         spin_lock_irqsave(&tp->lock, flags);
731
732         if (data)
733                 tp->cp_cmd |= RxChkSum;
734         else
735                 tp->cp_cmd &= ~RxChkSum;
736
737         RTL_W16(CPlusCmd, tp->cp_cmd);
738         RTL_R16(CPlusCmd);
739
740         spin_unlock_irqrestore(&tp->lock, flags);
741
742         return 0;
743 }
744
745 #ifdef CONFIG_R8169_VLAN
746
747 static inline u32 rtl8169_tx_vlan_tag(struct rtl8169_private *tp,
748                                       struct sk_buff *skb)
749 {
750         return (tp->vlgrp && vlan_tx_tag_present(skb)) ?
751                 TxVlanTag | swab16(vlan_tx_tag_get(skb)) : 0x00;
752 }
753
754 static void rtl8169_vlan_rx_register(struct net_device *dev,
755                                      struct vlan_group *grp)
756 {
757         struct rtl8169_private *tp = netdev_priv(dev);
758         void __iomem *ioaddr = tp->mmio_addr;
759         unsigned long flags;
760
761         spin_lock_irqsave(&tp->lock, flags);
762         tp->vlgrp = grp;
763         if (tp->vlgrp)
764                 tp->cp_cmd |= RxVlan;
765         else
766                 tp->cp_cmd &= ~RxVlan;
767         RTL_W16(CPlusCmd, tp->cp_cmd);
768         RTL_R16(CPlusCmd);
769         spin_unlock_irqrestore(&tp->lock, flags);
770 }
771
772 static void rtl8169_vlan_rx_kill_vid(struct net_device *dev, unsigned short vid)
773 {
774         struct rtl8169_private *tp = netdev_priv(dev);
775         unsigned long flags;
776
777         spin_lock_irqsave(&tp->lock, flags);
778         if (tp->vlgrp)
779                 tp->vlgrp->vlan_devices[vid] = NULL;
780         spin_unlock_irqrestore(&tp->lock, flags);
781 }
782
783 static int rtl8169_rx_vlan_skb(struct rtl8169_private *tp, struct RxDesc *desc,
784                                struct sk_buff *skb)
785 {
786         u32 opts2 = le32_to_cpu(desc->opts2);
787         int ret;
788
789         if (tp->vlgrp && (opts2 & RxVlanTag)) {
790                 rtl8169_rx_hwaccel_skb(skb, tp->vlgrp,
791                                        swab16(opts2 & 0xffff));
792                 ret = 0;
793         } else
794                 ret = -1;
795         desc->opts2 = 0;
796         return ret;
797 }
798
799 #else /* !CONFIG_R8169_VLAN */
800
801 static inline u32 rtl8169_tx_vlan_tag(struct rtl8169_private *tp,
802                                       struct sk_buff *skb)
803 {
804         return 0;
805 }
806
807 static int rtl8169_rx_vlan_skb(struct rtl8169_private *tp, struct RxDesc *desc,
808                                struct sk_buff *skb)
809 {
810         return -1;
811 }
812
813 #endif
814
815 static void rtl8169_gset_tbi(struct net_device *dev, struct ethtool_cmd *cmd)
816 {
817         struct rtl8169_private *tp = netdev_priv(dev);
818         void __iomem *ioaddr = tp->mmio_addr;
819         u32 status;
820
821         cmd->supported =
822                 SUPPORTED_1000baseT_Full | SUPPORTED_Autoneg | SUPPORTED_FIBRE;
823         cmd->port = PORT_FIBRE;
824         cmd->transceiver = XCVR_INTERNAL;
825
826         status = RTL_R32(TBICSR);
827         cmd->advertising = (status & TBINwEnable) ?  ADVERTISED_Autoneg : 0;
828         cmd->autoneg = !!(status & TBINwEnable);
829
830         cmd->speed = SPEED_1000;
831         cmd->duplex = DUPLEX_FULL; /* Always set */
832 }
833
834 static void rtl8169_gset_xmii(struct net_device *dev, struct ethtool_cmd *cmd)
835 {
836         struct rtl8169_private *tp = netdev_priv(dev);
837         void __iomem *ioaddr = tp->mmio_addr;
838         u8 status;
839
840         cmd->supported = SUPPORTED_10baseT_Half |
841                          SUPPORTED_10baseT_Full |
842                          SUPPORTED_100baseT_Half |
843                          SUPPORTED_100baseT_Full |
844                          SUPPORTED_1000baseT_Full |
845                          SUPPORTED_Autoneg |
846                          SUPPORTED_TP;
847
848         cmd->autoneg = 1;
849         cmd->advertising = ADVERTISED_TP | ADVERTISED_Autoneg;
850
851         if (tp->phy_auto_nego_reg & PHY_Cap_10_Half)
852                 cmd->advertising |= ADVERTISED_10baseT_Half;
853         if (tp->phy_auto_nego_reg & PHY_Cap_10_Full)
854                 cmd->advertising |= ADVERTISED_10baseT_Full;
855         if (tp->phy_auto_nego_reg & PHY_Cap_100_Half)
856                 cmd->advertising |= ADVERTISED_100baseT_Half;
857         if (tp->phy_auto_nego_reg & PHY_Cap_100_Full)
858                 cmd->advertising |= ADVERTISED_100baseT_Full;
859         if (tp->phy_1000_ctrl_reg & PHY_Cap_1000_Full)
860                 cmd->advertising |= ADVERTISED_1000baseT_Full;
861
862         status = RTL_R8(PHYstatus);
863
864         if (status & _1000bpsF)
865                 cmd->speed = SPEED_1000;
866         else if (status & _100bps)
867                 cmd->speed = SPEED_100;
868         else if (status & _10bps)
869                 cmd->speed = SPEED_10;
870
871         cmd->duplex = ((status & _1000bpsF) || (status & FullDup)) ?
872                       DUPLEX_FULL : DUPLEX_HALF;
873 }
874
875 static int rtl8169_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
876 {
877         struct rtl8169_private *tp = netdev_priv(dev);
878         unsigned long flags;
879
880         spin_lock_irqsave(&tp->lock, flags);
881
882         tp->get_settings(dev, cmd);
883
884         spin_unlock_irqrestore(&tp->lock, flags);
885         return 0;
886 }
887
888 static void rtl8169_get_regs(struct net_device *dev, struct ethtool_regs *regs,
889                              void *p)
890 {
891         struct rtl8169_private *tp = netdev_priv(dev);
892         unsigned long flags;
893
894         if (regs->len > R8169_REGS_SIZE)
895                 regs->len = R8169_REGS_SIZE;
896
897         spin_lock_irqsave(&tp->lock, flags);
898         memcpy_fromio(p, tp->mmio_addr, regs->len);
899         spin_unlock_irqrestore(&tp->lock, flags);
900 }
901
902 static u32 rtl8169_get_msglevel(struct net_device *dev)
903 {
904         struct rtl8169_private *tp = netdev_priv(dev);
905
906         return tp->msg_enable;
907 }
908
909 static void rtl8169_set_msglevel(struct net_device *dev, u32 value)
910 {
911         struct rtl8169_private *tp = netdev_priv(dev);
912
913         tp->msg_enable = value;
914 }
915
916 static const char rtl8169_gstrings[][ETH_GSTRING_LEN] = {
917         "tx_packets",
918         "rx_packets",
919         "tx_errors",
920         "rx_errors",
921         "rx_missed",
922         "align_errors",
923         "tx_single_collisions",
924         "tx_multi_collisions",
925         "unicast",
926         "broadcast",
927         "multicast",
928         "tx_aborted",
929         "tx_underrun",
930 };
931
932 struct rtl8169_counters {
933         u64     tx_packets;
934         u64     rx_packets;
935         u64     tx_errors;
936         u32     rx_errors;
937         u16     rx_missed;
938         u16     align_errors;
939         u32     tx_one_collision;
940         u32     tx_multi_collision;
941         u64     rx_unicast;
942         u64     rx_broadcast;
943         u32     rx_multicast;
944         u16     tx_aborted;
945         u16     tx_underun;
946 };
947
948 static int rtl8169_get_stats_count(struct net_device *dev)
949 {
950         return ARRAY_SIZE(rtl8169_gstrings);
951 }
952
953 static void rtl8169_get_ethtool_stats(struct net_device *dev,
954                                       struct ethtool_stats *stats, u64 *data)
955 {
956         struct rtl8169_private *tp = netdev_priv(dev);
957         void __iomem *ioaddr = tp->mmio_addr;
958         struct rtl8169_counters *counters;
959         dma_addr_t paddr;
960         u32 cmd;
961
962         ASSERT_RTNL();
963
964         counters = pci_alloc_consistent(tp->pci_dev, sizeof(*counters), &paddr);
965         if (!counters)
966                 return;
967
968         RTL_W32(CounterAddrHigh, (u64)paddr >> 32);
969         cmd = (u64)paddr & DMA_32BIT_MASK;
970         RTL_W32(CounterAddrLow, cmd);
971         RTL_W32(CounterAddrLow, cmd | CounterDump);
972
973         while (RTL_R32(CounterAddrLow) & CounterDump) {
974                 if (msleep_interruptible(1))
975                         break;
976         }
977
978         RTL_W32(CounterAddrLow, 0);
979         RTL_W32(CounterAddrHigh, 0);
980
981         data[0] = le64_to_cpu(counters->tx_packets);
982         data[1] = le64_to_cpu(counters->rx_packets);
983         data[2] = le64_to_cpu(counters->tx_errors);
984         data[3] = le32_to_cpu(counters->rx_errors);
985         data[4] = le16_to_cpu(counters->rx_missed);
986         data[5] = le16_to_cpu(counters->align_errors);
987         data[6] = le32_to_cpu(counters->tx_one_collision);
988         data[7] = le32_to_cpu(counters->tx_multi_collision);
989         data[8] = le64_to_cpu(counters->rx_unicast);
990         data[9] = le64_to_cpu(counters->rx_broadcast);
991         data[10] = le32_to_cpu(counters->rx_multicast);
992         data[11] = le16_to_cpu(counters->tx_aborted);
993         data[12] = le16_to_cpu(counters->tx_underun);
994
995         pci_free_consistent(tp->pci_dev, sizeof(*counters), counters, paddr);
996 }
997
998 static void rtl8169_get_strings(struct net_device *dev, u32 stringset, u8 *data)
999 {
1000         switch(stringset) {
1001         case ETH_SS_STATS:
1002                 memcpy(data, *rtl8169_gstrings, sizeof(rtl8169_gstrings));
1003                 break;
1004         }
1005 }
1006
1007
1008 static struct ethtool_ops rtl8169_ethtool_ops = {
1009         .get_drvinfo            = rtl8169_get_drvinfo,
1010         .get_regs_len           = rtl8169_get_regs_len,
1011         .get_link               = ethtool_op_get_link,
1012         .get_settings           = rtl8169_get_settings,
1013         .set_settings           = rtl8169_set_settings,
1014         .get_msglevel           = rtl8169_get_msglevel,
1015         .set_msglevel           = rtl8169_set_msglevel,
1016         .get_rx_csum            = rtl8169_get_rx_csum,
1017         .set_rx_csum            = rtl8169_set_rx_csum,
1018         .get_tx_csum            = ethtool_op_get_tx_csum,
1019         .set_tx_csum            = ethtool_op_set_tx_csum,
1020         .get_sg                 = ethtool_op_get_sg,
1021         .set_sg                 = ethtool_op_set_sg,
1022         .get_tso                = ethtool_op_get_tso,
1023         .set_tso                = ethtool_op_set_tso,
1024         .get_regs               = rtl8169_get_regs,
1025         .get_strings            = rtl8169_get_strings,
1026         .get_stats_count        = rtl8169_get_stats_count,
1027         .get_ethtool_stats      = rtl8169_get_ethtool_stats,
1028         .get_perm_addr          = ethtool_op_get_perm_addr,
1029 };
1030
1031 static void rtl8169_write_gmii_reg_bit(void __iomem *ioaddr, int reg, int bitnum,
1032                                        int bitval)
1033 {
1034         int val;
1035
1036         val = mdio_read(ioaddr, reg);
1037         val = (bitval == 1) ?
1038                 val | (bitval << bitnum) :  val & ~(0x0001 << bitnum);
1039         mdio_write(ioaddr, reg, val & 0xffff); 
1040 }
1041
1042 static void rtl8169_get_mac_version(struct rtl8169_private *tp, void __iomem *ioaddr)
1043 {
1044         const struct {
1045                 u32 mask;
1046                 int mac_version;
1047         } mac_info[] = {
1048                 { 0x1 << 28,    RTL_GIGA_MAC_VER_X },
1049                 { 0x1 << 26,    RTL_GIGA_MAC_VER_E },
1050                 { 0x1 << 23,    RTL_GIGA_MAC_VER_D }, 
1051                 { 0x00000000,   RTL_GIGA_MAC_VER_B } /* Catch-all */
1052         }, *p = mac_info;
1053         u32 reg;
1054
1055         reg = RTL_R32(TxConfig) & 0x7c800000;
1056         while ((reg & p->mask) != p->mask)
1057                 p++;
1058         tp->mac_version = p->mac_version;
1059 }
1060
1061 static void rtl8169_print_mac_version(struct rtl8169_private *tp)
1062 {
1063         struct {
1064                 int version;
1065                 char *msg;
1066         } mac_print[] = {
1067                 { RTL_GIGA_MAC_VER_E, "RTL_GIGA_MAC_VER_E" },
1068                 { RTL_GIGA_MAC_VER_D, "RTL_GIGA_MAC_VER_D" },
1069                 { RTL_GIGA_MAC_VER_B, "RTL_GIGA_MAC_VER_B" },
1070                 { 0, NULL }
1071         }, *p;
1072
1073         for (p = mac_print; p->msg; p++) {
1074                 if (tp->mac_version == p->version) {
1075                         dprintk("mac_version == %s (%04d)\n", p->msg,
1076                                   p->version);
1077                         return;
1078                 }
1079         }
1080         dprintk("mac_version == Unknown\n");
1081 }
1082
1083 static void rtl8169_get_phy_version(struct rtl8169_private *tp, void __iomem *ioaddr)
1084 {
1085         const struct {
1086                 u16 mask;
1087                 u16 set;
1088                 int phy_version;
1089         } phy_info[] = {
1090                 { 0x000f, 0x0002, RTL_GIGA_PHY_VER_G },
1091                 { 0x000f, 0x0001, RTL_GIGA_PHY_VER_F },
1092                 { 0x000f, 0x0000, RTL_GIGA_PHY_VER_E },
1093                 { 0x0000, 0x0000, RTL_GIGA_PHY_VER_D } /* Catch-all */
1094         }, *p = phy_info;
1095         u16 reg;
1096
1097         reg = mdio_read(ioaddr, 3) & 0xffff;
1098         while ((reg & p->mask) != p->set)
1099                 p++;
1100         tp->phy_version = p->phy_version;
1101 }
1102
1103 static void rtl8169_print_phy_version(struct rtl8169_private *tp)
1104 {
1105         struct {
1106                 int version;
1107                 char *msg;
1108                 u32 reg;
1109         } phy_print[] = {
1110                 { RTL_GIGA_PHY_VER_G, "RTL_GIGA_PHY_VER_G", 0x0002 },
1111                 { RTL_GIGA_PHY_VER_F, "RTL_GIGA_PHY_VER_F", 0x0001 },
1112                 { RTL_GIGA_PHY_VER_E, "RTL_GIGA_PHY_VER_E", 0x0000 },
1113                 { RTL_GIGA_PHY_VER_D, "RTL_GIGA_PHY_VER_D", 0x0000 },
1114                 { 0, NULL, 0x0000 }
1115         }, *p;
1116
1117         for (p = phy_print; p->msg; p++) {
1118                 if (tp->phy_version == p->version) {
1119                         dprintk("phy_version == %s (%04x)\n", p->msg, p->reg);
1120                         return;
1121                 }
1122         }
1123         dprintk("phy_version == Unknown\n");
1124 }
1125
1126 static void rtl8169_hw_phy_config(struct net_device *dev)
1127 {
1128         struct rtl8169_private *tp = netdev_priv(dev);
1129         void __iomem *ioaddr = tp->mmio_addr;
1130         struct {
1131                 u16 regs[5]; /* Beware of bit-sign propagation */
1132         } phy_magic[5] = { {
1133                 { 0x0000,       //w 4 15 12 0
1134                   0x00a1,       //w 3 15 0 00a1
1135                   0x0008,       //w 2 15 0 0008
1136                   0x1020,       //w 1 15 0 1020
1137                   0x1000 } },{  //w 0 15 0 1000
1138                 { 0x7000,       //w 4 15 12 7
1139                   0xff41,       //w 3 15 0 ff41
1140                   0xde60,       //w 2 15 0 de60
1141                   0x0140,       //w 1 15 0 0140
1142                   0x0077 } },{  //w 0 15 0 0077
1143                 { 0xa000,       //w 4 15 12 a
1144                   0xdf01,       //w 3 15 0 df01
1145                   0xdf20,       //w 2 15 0 df20
1146                   0xff95,       //w 1 15 0 ff95
1147                   0xfa00 } },{  //w 0 15 0 fa00
1148                 { 0xb000,       //w 4 15 12 b
1149                   0xff41,       //w 3 15 0 ff41
1150                   0xde20,       //w 2 15 0 de20
1151                   0x0140,       //w 1 15 0 0140
1152                   0x00bb } },{  //w 0 15 0 00bb
1153                 { 0xf000,       //w 4 15 12 f
1154                   0xdf01,       //w 3 15 0 df01
1155                   0xdf20,       //w 2 15 0 df20
1156                   0xff95,       //w 1 15 0 ff95
1157                   0xbf00 }      //w 0 15 0 bf00
1158                 }
1159         }, *p = phy_magic;
1160         int i;
1161
1162         rtl8169_print_mac_version(tp);
1163         rtl8169_print_phy_version(tp);
1164
1165         if (tp->mac_version <= RTL_GIGA_MAC_VER_B)
1166                 return;
1167         if (tp->phy_version >= RTL_GIGA_PHY_VER_H)
1168                 return;
1169
1170         dprintk("MAC version != 0 && PHY version == 0 or 1\n");
1171         dprintk("Do final_reg2.cfg\n");
1172
1173         /* Shazam ! */
1174
1175         if (tp->mac_version == RTL_GIGA_MAC_VER_X) {
1176                 mdio_write(ioaddr, 31, 0x0001);
1177                 mdio_write(ioaddr,  9, 0x273a);
1178                 mdio_write(ioaddr, 14, 0x7bfb);
1179                 mdio_write(ioaddr, 27, 0x841e);
1180
1181                 mdio_write(ioaddr, 31, 0x0002);
1182                 mdio_write(ioaddr,  1, 0x90d0);
1183                 mdio_write(ioaddr, 31, 0x0000);
1184                 return;
1185         }
1186
1187         /* phy config for RTL8169s mac_version C chip */
1188         mdio_write(ioaddr, 31, 0x0001);                 //w 31 2 0 1
1189         mdio_write(ioaddr, 21, 0x1000);                 //w 21 15 0 1000
1190         mdio_write(ioaddr, 24, 0x65c7);                 //w 24 15 0 65c7
1191         rtl8169_write_gmii_reg_bit(ioaddr, 4, 11, 0);   //w 4 11 11 0
1192
1193         for (i = 0; i < ARRAY_SIZE(phy_magic); i++, p++) {
1194                 int val, pos = 4;
1195
1196                 val = (mdio_read(ioaddr, pos) & 0x0fff) | (p->regs[0] & 0xffff);
1197                 mdio_write(ioaddr, pos, val);
1198                 while (--pos >= 0)
1199                         mdio_write(ioaddr, pos, p->regs[4 - pos] & 0xffff);
1200                 rtl8169_write_gmii_reg_bit(ioaddr, 4, 11, 1); //w 4 11 11 1
1201                 rtl8169_write_gmii_reg_bit(ioaddr, 4, 11, 0); //w 4 11 11 0
1202         }
1203         mdio_write(ioaddr, 31, 0x0000); //w 31 2 0 0
1204 }
1205
1206 static void rtl8169_phy_timer(unsigned long __opaque)
1207 {
1208         struct net_device *dev = (struct net_device *)__opaque;
1209         struct rtl8169_private *tp = netdev_priv(dev);
1210         struct timer_list *timer = &tp->timer;
1211         void __iomem *ioaddr = tp->mmio_addr;
1212         unsigned long timeout = RTL8169_PHY_TIMEOUT;
1213
1214         assert(tp->mac_version > RTL_GIGA_MAC_VER_B);
1215         assert(tp->phy_version < RTL_GIGA_PHY_VER_H);
1216
1217         if (!(tp->phy_1000_ctrl_reg & PHY_Cap_1000_Full))
1218                 return;
1219
1220         spin_lock_irq(&tp->lock);
1221
1222         if (tp->phy_reset_pending(ioaddr)) {
1223                 /* 
1224                  * A busy loop could burn quite a few cycles on nowadays CPU.
1225                  * Let's delay the execution of the timer for a few ticks.
1226                  */
1227                 timeout = HZ/10;
1228                 goto out_mod_timer;
1229         }
1230
1231         if (tp->link_ok(ioaddr))
1232                 goto out_unlock;
1233
1234         if (netif_msg_link(tp))
1235                 printk(KERN_WARNING "%s: PHY reset until link up\n", dev->name);
1236
1237         tp->phy_reset_enable(ioaddr);
1238
1239 out_mod_timer:
1240         mod_timer(timer, jiffies + timeout);
1241 out_unlock:
1242         spin_unlock_irq(&tp->lock);
1243 }
1244
1245 static inline void rtl8169_delete_timer(struct net_device *dev)
1246 {
1247         struct rtl8169_private *tp = netdev_priv(dev);
1248         struct timer_list *timer = &tp->timer;
1249
1250         if ((tp->mac_version <= RTL_GIGA_MAC_VER_B) ||
1251             (tp->phy_version >= RTL_GIGA_PHY_VER_H))
1252                 return;
1253
1254         del_timer_sync(timer);
1255 }
1256
1257 static inline void rtl8169_request_timer(struct net_device *dev)
1258 {
1259         struct rtl8169_private *tp = netdev_priv(dev);
1260         struct timer_list *timer = &tp->timer;
1261
1262         if ((tp->mac_version <= RTL_GIGA_MAC_VER_B) ||
1263             (tp->phy_version >= RTL_GIGA_PHY_VER_H))
1264                 return;
1265
1266         init_timer(timer);
1267         timer->expires = jiffies + RTL8169_PHY_TIMEOUT;
1268         timer->data = (unsigned long)(dev);
1269         timer->function = rtl8169_phy_timer;
1270         add_timer(timer);
1271 }
1272
1273 #ifdef CONFIG_NET_POLL_CONTROLLER
1274 /*
1275  * Polling 'interrupt' - used by things like netconsole to send skbs
1276  * without having to re-enable interrupts. It's not called while
1277  * the interrupt routine is executing.
1278  */
1279 static void rtl8169_netpoll(struct net_device *dev)
1280 {
1281         struct rtl8169_private *tp = netdev_priv(dev);
1282         struct pci_dev *pdev = tp->pci_dev;
1283
1284         disable_irq(pdev->irq);
1285         rtl8169_interrupt(pdev->irq, dev, NULL);
1286         enable_irq(pdev->irq);
1287 }
1288 #endif
1289
1290 static void rtl8169_release_board(struct pci_dev *pdev, struct net_device *dev,
1291                                   void __iomem *ioaddr)
1292 {
1293         iounmap(ioaddr);
1294         pci_release_regions(pdev);
1295         pci_disable_device(pdev);
1296         free_netdev(dev);
1297 }
1298
1299 static int __devinit
1300 rtl8169_init_board(struct pci_dev *pdev, struct net_device **dev_out,
1301                    void __iomem **ioaddr_out)
1302 {
1303         void __iomem *ioaddr;
1304         struct net_device *dev;
1305         struct rtl8169_private *tp;
1306         int rc = -ENOMEM, i, acpi_idle_state = 0, pm_cap;
1307
1308         assert(ioaddr_out != NULL);
1309
1310         /* dev zeroed in alloc_etherdev */
1311         dev = alloc_etherdev(sizeof (*tp));
1312         if (dev == NULL) {
1313                 if (netif_msg_drv(&debug))
1314                         printk(KERN_ERR PFX "unable to alloc new ethernet\n");
1315                 goto err_out;
1316         }
1317
1318         SET_MODULE_OWNER(dev);
1319         SET_NETDEV_DEV(dev, &pdev->dev);
1320         tp = netdev_priv(dev);
1321         tp->msg_enable = netif_msg_init(debug.msg_enable, R8169_MSG_DEFAULT);
1322
1323         /* enable device (incl. PCI PM wakeup and hotplug setup) */
1324         rc = pci_enable_device(pdev);
1325         if (rc < 0) {
1326                 if (netif_msg_probe(tp)) {
1327                         printk(KERN_ERR PFX "%s: enable failure\n",
1328                                pci_name(pdev));
1329                 }
1330                 goto err_out_free_dev;
1331         }
1332
1333         rc = pci_set_mwi(pdev);
1334         if (rc < 0)
1335                 goto err_out_disable;
1336
1337         /* save power state before pci_enable_device overwrites it */
1338         pm_cap = pci_find_capability(pdev, PCI_CAP_ID_PM);
1339         if (pm_cap) {
1340                 u16 pwr_command;
1341
1342                 pci_read_config_word(pdev, pm_cap + PCI_PM_CTRL, &pwr_command);
1343                 acpi_idle_state = pwr_command & PCI_PM_CTRL_STATE_MASK;
1344         } else {
1345                 if (netif_msg_probe(tp)) {
1346                         printk(KERN_ERR PFX
1347                                "PowerManagement capability not found.\n");
1348                 }
1349         }
1350
1351         /* make sure PCI base addr 1 is MMIO */
1352         if (!(pci_resource_flags(pdev, 1) & IORESOURCE_MEM)) {
1353                 if (netif_msg_probe(tp)) {
1354                         printk(KERN_ERR PFX
1355                                "region #1 not an MMIO resource, aborting\n");
1356                 }
1357                 rc = -ENODEV;
1358                 goto err_out_mwi;
1359         }
1360         /* check for weird/broken PCI region reporting */
1361         if (pci_resource_len(pdev, 1) < R8169_REGS_SIZE) {
1362                 if (netif_msg_probe(tp)) {
1363                         printk(KERN_ERR PFX
1364                                "Invalid PCI region size(s), aborting\n");
1365                 }
1366                 rc = -ENODEV;
1367                 goto err_out_mwi;
1368         }
1369
1370         rc = pci_request_regions(pdev, MODULENAME);
1371         if (rc < 0) {
1372                 if (netif_msg_probe(tp)) {
1373                         printk(KERN_ERR PFX "%s: could not request regions.\n",
1374                                pci_name(pdev));
1375                 }
1376                 goto err_out_mwi;
1377         }
1378
1379         tp->cp_cmd = PCIMulRW | RxChkSum;
1380
1381         if ((sizeof(dma_addr_t) > 4) &&
1382             !pci_set_dma_mask(pdev, DMA_64BIT_MASK) && use_dac) {
1383                 tp->cp_cmd |= PCIDAC;
1384                 dev->features |= NETIF_F_HIGHDMA;
1385         } else {
1386                 rc = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
1387                 if (rc < 0) {
1388                         if (netif_msg_probe(tp)) {
1389                                 printk(KERN_ERR PFX
1390                                        "DMA configuration failed.\n");
1391                         }
1392                         goto err_out_free_res;
1393                 }
1394         }
1395
1396         pci_set_master(pdev);
1397
1398         /* ioremap MMIO region */
1399         ioaddr = ioremap(pci_resource_start(pdev, 1), R8169_REGS_SIZE);
1400         if (ioaddr == NULL) {
1401                 if (netif_msg_probe(tp))
1402                         printk(KERN_ERR PFX "cannot remap MMIO, aborting\n");
1403                 rc = -EIO;
1404                 goto err_out_free_res;
1405         }
1406
1407         /* Unneeded ? Don't mess with Mrs. Murphy. */
1408         rtl8169_irq_mask_and_ack(ioaddr);
1409
1410         /* Soft reset the chip. */
1411         RTL_W8(ChipCmd, CmdReset);
1412
1413         /* Check that the chip has finished the reset. */
1414         for (i = 1000; i > 0; i--) {
1415                 if ((RTL_R8(ChipCmd) & CmdReset) == 0)
1416                         break;
1417                 udelay(10);
1418         }
1419
1420         /* Identify chip attached to board */
1421         rtl8169_get_mac_version(tp, ioaddr);
1422         rtl8169_get_phy_version(tp, ioaddr);
1423
1424         rtl8169_print_mac_version(tp);
1425         rtl8169_print_phy_version(tp);
1426
1427         for (i = ARRAY_SIZE(rtl_chip_info) - 1; i >= 0; i--) {
1428                 if (tp->mac_version == rtl_chip_info[i].mac_version)
1429                         break;
1430         }
1431         if (i < 0) {
1432                 /* Unknown chip: assume array element #0, original RTL-8169 */
1433                 if (netif_msg_probe(tp)) {
1434                         printk(KERN_DEBUG PFX "PCI device %s: "
1435                                "unknown chip version, assuming %s\n",
1436                                pci_name(pdev), rtl_chip_info[0].name);
1437                 }
1438                 i++;
1439         }
1440         tp->chipset = i;
1441
1442         *ioaddr_out = ioaddr;
1443         *dev_out = dev;
1444 out:
1445         return rc;
1446
1447 err_out_free_res:
1448         pci_release_regions(pdev);
1449
1450 err_out_mwi:
1451         pci_clear_mwi(pdev);
1452
1453 err_out_disable:
1454         pci_disable_device(pdev);
1455
1456 err_out_free_dev:
1457         free_netdev(dev);
1458 err_out:
1459         *ioaddr_out = NULL;
1460         *dev_out = NULL;
1461         goto out;
1462 }
1463
1464 static int __devinit
1465 rtl8169_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
1466 {
1467         struct net_device *dev = NULL;
1468         struct rtl8169_private *tp;
1469         void __iomem *ioaddr = NULL;
1470         static int board_idx = -1;
1471         u8 autoneg, duplex;
1472         u16 speed;
1473         int i, rc;
1474
1475         assert(pdev != NULL);
1476         assert(ent != NULL);
1477
1478         board_idx++;
1479
1480         if (netif_msg_drv(&debug)) {
1481                 printk(KERN_INFO "%s Gigabit Ethernet driver %s loaded\n",
1482                        MODULENAME, RTL8169_VERSION);
1483         }
1484
1485         rc = rtl8169_init_board(pdev, &dev, &ioaddr);
1486         if (rc)
1487                 return rc;
1488
1489         tp = netdev_priv(dev);
1490         assert(ioaddr != NULL);
1491
1492         if (RTL_R8(PHYstatus) & TBI_Enable) {
1493                 tp->set_speed = rtl8169_set_speed_tbi;
1494                 tp->get_settings = rtl8169_gset_tbi;
1495                 tp->phy_reset_enable = rtl8169_tbi_reset_enable;
1496                 tp->phy_reset_pending = rtl8169_tbi_reset_pending;
1497                 tp->link_ok = rtl8169_tbi_link_ok;
1498
1499                 tp->phy_1000_ctrl_reg = PHY_Cap_1000_Full; /* Implied by TBI */
1500         } else {
1501                 tp->set_speed = rtl8169_set_speed_xmii;
1502                 tp->get_settings = rtl8169_gset_xmii;
1503                 tp->phy_reset_enable = rtl8169_xmii_reset_enable;
1504                 tp->phy_reset_pending = rtl8169_xmii_reset_pending;
1505                 tp->link_ok = rtl8169_xmii_link_ok;
1506         }
1507
1508         /* Get MAC address.  FIXME: read EEPROM */
1509         for (i = 0; i < MAC_ADDR_LEN; i++)
1510                 dev->dev_addr[i] = RTL_R8(MAC0 + i);
1511         memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
1512
1513         dev->open = rtl8169_open;
1514         dev->hard_start_xmit = rtl8169_start_xmit;
1515         dev->get_stats = rtl8169_get_stats;
1516         SET_ETHTOOL_OPS(dev, &rtl8169_ethtool_ops);
1517         dev->stop = rtl8169_close;
1518         dev->tx_timeout = rtl8169_tx_timeout;
1519         dev->set_multicast_list = rtl8169_set_rx_mode;
1520         dev->watchdog_timeo = RTL8169_TX_TIMEOUT;
1521         dev->irq = pdev->irq;
1522         dev->base_addr = (unsigned long) ioaddr;
1523         dev->change_mtu = rtl8169_change_mtu;
1524
1525 #ifdef CONFIG_R8169_NAPI
1526         dev->poll = rtl8169_poll;
1527         dev->weight = R8169_NAPI_WEIGHT;
1528 #endif
1529
1530 #ifdef CONFIG_R8169_VLAN
1531         dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
1532         dev->vlan_rx_register = rtl8169_vlan_rx_register;
1533         dev->vlan_rx_kill_vid = rtl8169_vlan_rx_kill_vid;
1534 #endif
1535
1536 #ifdef CONFIG_NET_POLL_CONTROLLER
1537         dev->poll_controller = rtl8169_netpoll;
1538 #endif
1539
1540         tp->intr_mask = 0xffff;
1541         tp->pci_dev = pdev;
1542         tp->mmio_addr = ioaddr;
1543
1544         spin_lock_init(&tp->lock);
1545
1546         rc = register_netdev(dev);
1547         if (rc) {
1548                 rtl8169_release_board(pdev, dev, ioaddr);
1549                 return rc;
1550         }
1551
1552         if (netif_msg_probe(tp)) {
1553                 printk(KERN_DEBUG "%s: Identified chip type is '%s'.\n",
1554                        dev->name, rtl_chip_info[tp->chipset].name);
1555         }
1556
1557         pci_set_drvdata(pdev, dev);
1558
1559         if (netif_msg_probe(tp)) {
1560                 printk(KERN_INFO "%s: %s at 0x%lx, "
1561                        "%2.2x:%2.2x:%2.2x:%2.2x:%2.2x:%2.2x, "
1562                        "IRQ %d\n",
1563                        dev->name,
1564                        rtl_chip_info[ent->driver_data].name,
1565                        dev->base_addr,
1566                        dev->dev_addr[0], dev->dev_addr[1],
1567                        dev->dev_addr[2], dev->dev_addr[3],
1568                        dev->dev_addr[4], dev->dev_addr[5], dev->irq);
1569         }
1570
1571         rtl8169_hw_phy_config(dev);
1572
1573         dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n");
1574         RTL_W8(0x82, 0x01);
1575
1576         if (tp->mac_version < RTL_GIGA_MAC_VER_E) {
1577                 dprintk("Set PCI Latency=0x40\n");
1578                 pci_write_config_byte(pdev, PCI_LATENCY_TIMER, 0x40);
1579         }
1580
1581         if (tp->mac_version == RTL_GIGA_MAC_VER_D) {
1582                 dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n");
1583                 RTL_W8(0x82, 0x01);
1584                 dprintk("Set PHY Reg 0x0bh = 0x00h\n");
1585                 mdio_write(ioaddr, 0x0b, 0x0000); //w 0x0b 15 0 0
1586         }
1587
1588         rtl8169_link_option(board_idx, &autoneg, &speed, &duplex);
1589
1590         rtl8169_set_speed(dev, autoneg, speed, duplex);
1591         
1592         if ((RTL_R8(PHYstatus) & TBI_Enable) && netif_msg_link(tp))
1593                 printk(KERN_INFO PFX "%s: TBI auto-negotiating\n", dev->name);
1594
1595         return 0;
1596 }
1597
1598 static void __devexit
1599 rtl8169_remove_one(struct pci_dev *pdev)
1600 {
1601         struct net_device *dev = pci_get_drvdata(pdev);
1602         struct rtl8169_private *tp = netdev_priv(dev);
1603
1604         assert(dev != NULL);
1605         assert(tp != NULL);
1606
1607         unregister_netdev(dev);
1608         rtl8169_release_board(pdev, dev, tp->mmio_addr);
1609         pci_set_drvdata(pdev, NULL);
1610 }
1611
1612 #ifdef CONFIG_PM
1613
1614 static int rtl8169_suspend(struct pci_dev *pdev, pm_message_t state)
1615 {
1616         struct net_device *dev = pci_get_drvdata(pdev);
1617         struct rtl8169_private *tp = netdev_priv(dev);
1618         void __iomem *ioaddr = tp->mmio_addr;
1619         unsigned long flags;
1620
1621         if (!netif_running(dev))
1622                 return 0;
1623         
1624         netif_device_detach(dev);
1625         netif_stop_queue(dev);
1626         spin_lock_irqsave(&tp->lock, flags);
1627
1628         /* Disable interrupts, stop Rx and Tx */
1629         RTL_W16(IntrMask, 0);
1630         RTL_W8(ChipCmd, 0);
1631                 
1632         /* Update the error counts. */
1633         tp->stats.rx_missed_errors += RTL_R32(RxMissed);
1634         RTL_W32(RxMissed, 0);
1635         spin_unlock_irqrestore(&tp->lock, flags);
1636         
1637         return 0;
1638 }
1639
1640 static int rtl8169_resume(struct pci_dev *pdev)
1641 {
1642         struct net_device *dev = pci_get_drvdata(pdev);
1643
1644         if (!netif_running(dev))
1645             return 0;
1646
1647         netif_device_attach(dev);
1648         rtl8169_hw_start(dev);
1649
1650         return 0;
1651 }
1652                                                                                 
1653 #endif /* CONFIG_PM */
1654
1655 static void rtl8169_set_rxbufsize(struct rtl8169_private *tp,
1656                                   struct net_device *dev)
1657 {
1658         unsigned int mtu = dev->mtu;
1659
1660         tp->rx_buf_sz = (mtu > RX_BUF_SIZE) ? mtu + ETH_HLEN + 8 : RX_BUF_SIZE;
1661 }
1662
1663 static int rtl8169_open(struct net_device *dev)
1664 {
1665         struct rtl8169_private *tp = netdev_priv(dev);
1666         struct pci_dev *pdev = tp->pci_dev;
1667         int retval;
1668
1669         rtl8169_set_rxbufsize(tp, dev);
1670
1671         retval =
1672             request_irq(dev->irq, rtl8169_interrupt, SA_SHIRQ, dev->name, dev);
1673         if (retval < 0)
1674                 goto out;
1675
1676         retval = -ENOMEM;
1677
1678         /*
1679          * Rx and Tx desscriptors needs 256 bytes alignment.
1680          * pci_alloc_consistent provides more.
1681          */
1682         tp->TxDescArray = pci_alloc_consistent(pdev, R8169_TX_RING_BYTES,
1683                                                &tp->TxPhyAddr);
1684         if (!tp->TxDescArray)
1685                 goto err_free_irq;
1686
1687         tp->RxDescArray = pci_alloc_consistent(pdev, R8169_RX_RING_BYTES,
1688                                                &tp->RxPhyAddr);
1689         if (!tp->RxDescArray)
1690                 goto err_free_tx;
1691
1692         retval = rtl8169_init_ring(dev);
1693         if (retval < 0)
1694                 goto err_free_rx;
1695
1696         INIT_WORK(&tp->task, NULL, dev);
1697
1698         rtl8169_hw_start(dev);
1699
1700         rtl8169_request_timer(dev);
1701
1702         rtl8169_check_link_status(dev, tp, tp->mmio_addr);
1703 out:
1704         return retval;
1705
1706 err_free_rx:
1707         pci_free_consistent(pdev, R8169_RX_RING_BYTES, tp->RxDescArray,
1708                             tp->RxPhyAddr);
1709 err_free_tx:
1710         pci_free_consistent(pdev, R8169_TX_RING_BYTES, tp->TxDescArray,
1711                             tp->TxPhyAddr);
1712 err_free_irq:
1713         free_irq(dev->irq, dev);
1714         goto out;
1715 }
1716
1717 static void rtl8169_hw_reset(void __iomem *ioaddr)
1718 {
1719         /* Disable interrupts */
1720         rtl8169_irq_mask_and_ack(ioaddr);
1721
1722         /* Reset the chipset */
1723         RTL_W8(ChipCmd, CmdReset);
1724
1725         /* PCI commit */
1726         RTL_R8(ChipCmd);
1727 }
1728
1729 static void
1730 rtl8169_hw_start(struct net_device *dev)
1731 {
1732         struct rtl8169_private *tp = netdev_priv(dev);
1733         void __iomem *ioaddr = tp->mmio_addr;
1734         u32 i;
1735
1736         /* Soft reset the chip. */
1737         RTL_W8(ChipCmd, CmdReset);
1738
1739         /* Check that the chip has finished the reset. */
1740         for (i = 1000; i > 0; i--) {
1741                 if ((RTL_R8(ChipCmd) & CmdReset) == 0)
1742                         break;
1743                 udelay(10);
1744         }
1745
1746         RTL_W8(Cfg9346, Cfg9346_Unlock);
1747         RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
1748         RTL_W8(EarlyTxThres, EarlyTxThld);
1749
1750         /* Low hurts. Let's disable the filtering. */
1751         RTL_W16(RxMaxSize, 16383);
1752
1753         /* Set Rx Config register */
1754         i = rtl8169_rx_config |
1755                 (RTL_R32(RxConfig) & rtl_chip_info[tp->chipset].RxConfigMask);
1756         RTL_W32(RxConfig, i);
1757
1758         /* Set DMA burst size and Interframe Gap Time */
1759         RTL_W32(TxConfig,
1760                 (TX_DMA_BURST << TxDMAShift) | (InterFrameGap <<
1761                                                 TxInterFrameGapShift));
1762         tp->cp_cmd |= RTL_R16(CPlusCmd);
1763         RTL_W16(CPlusCmd, tp->cp_cmd);
1764
1765         if ((tp->mac_version == RTL_GIGA_MAC_VER_D) ||
1766             (tp->mac_version == RTL_GIGA_MAC_VER_E)) {
1767                 dprintk(KERN_INFO PFX "Set MAC Reg C+CR Offset 0xE0. "
1768                         "Bit-3 and bit-14 MUST be 1\n");
1769                 tp->cp_cmd |= (1 << 14) | PCIMulRW;
1770                 RTL_W16(CPlusCmd, tp->cp_cmd);
1771         }
1772
1773         /*
1774          * Undocumented corner. Supposedly:
1775          * (TxTimer << 12) | (TxPackets << 8) | (RxTimer << 4) | RxPackets
1776          */
1777         RTL_W16(IntrMitigate, 0x0000);
1778
1779         RTL_W32(TxDescStartAddrLow, ((u64) tp->TxPhyAddr & DMA_32BIT_MASK));
1780         RTL_W32(TxDescStartAddrHigh, ((u64) tp->TxPhyAddr >> 32));
1781         RTL_W32(RxDescAddrLow, ((u64) tp->RxPhyAddr & DMA_32BIT_MASK));
1782         RTL_W32(RxDescAddrHigh, ((u64) tp->RxPhyAddr >> 32));
1783         RTL_W8(Cfg9346, Cfg9346_Lock);
1784         udelay(10);
1785
1786         RTL_W32(RxMissed, 0);
1787
1788         rtl8169_set_rx_mode(dev);
1789
1790         /* no early-rx interrupts */
1791         RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000);
1792
1793         /* Enable all known interrupts by setting the interrupt mask. */
1794         RTL_W16(IntrMask, rtl8169_intr_mask);
1795
1796         netif_start_queue(dev);
1797 }
1798
1799 static int rtl8169_change_mtu(struct net_device *dev, int new_mtu)
1800 {
1801         struct rtl8169_private *tp = netdev_priv(dev);
1802         int ret = 0;
1803
1804         if (new_mtu < ETH_ZLEN || new_mtu > SafeMtu)
1805                 return -EINVAL;
1806
1807         dev->mtu = new_mtu;
1808
1809         if (!netif_running(dev))
1810                 goto out;
1811
1812         rtl8169_down(dev);
1813
1814         rtl8169_set_rxbufsize(tp, dev);
1815
1816         ret = rtl8169_init_ring(dev);
1817         if (ret < 0)
1818                 goto out;
1819
1820         netif_poll_enable(dev);
1821
1822         rtl8169_hw_start(dev);
1823
1824         rtl8169_request_timer(dev);
1825
1826 out:
1827         return ret;
1828 }
1829
1830 static inline void rtl8169_make_unusable_by_asic(struct RxDesc *desc)
1831 {
1832         desc->addr = 0x0badbadbadbadbadull;
1833         desc->opts1 &= ~cpu_to_le32(DescOwn | RsvdMask);
1834 }
1835
1836 static void rtl8169_free_rx_skb(struct rtl8169_private *tp,
1837                                 struct sk_buff **sk_buff, struct RxDesc *desc)
1838 {
1839         struct pci_dev *pdev = tp->pci_dev;
1840
1841         pci_unmap_single(pdev, le64_to_cpu(desc->addr), tp->rx_buf_sz,
1842                          PCI_DMA_FROMDEVICE);
1843         dev_kfree_skb(*sk_buff);
1844         *sk_buff = NULL;
1845         rtl8169_make_unusable_by_asic(desc);
1846 }
1847
1848 static inline void rtl8169_mark_to_asic(struct RxDesc *desc, u32 rx_buf_sz)
1849 {
1850         u32 eor = le32_to_cpu(desc->opts1) & RingEnd;
1851
1852         desc->opts1 = cpu_to_le32(DescOwn | eor | rx_buf_sz);
1853 }
1854
1855 static inline void rtl8169_map_to_asic(struct RxDesc *desc, dma_addr_t mapping,
1856                                        u32 rx_buf_sz)
1857 {
1858         desc->addr = cpu_to_le64(mapping);
1859         wmb();
1860         rtl8169_mark_to_asic(desc, rx_buf_sz);
1861 }
1862
1863 static int rtl8169_alloc_rx_skb(struct pci_dev *pdev, struct sk_buff **sk_buff,
1864                                 struct RxDesc *desc, int rx_buf_sz)
1865 {
1866         struct sk_buff *skb;
1867         dma_addr_t mapping;
1868         int ret = 0;
1869
1870         skb = dev_alloc_skb(rx_buf_sz + NET_IP_ALIGN);
1871         if (!skb)
1872                 goto err_out;
1873
1874         skb_reserve(skb, NET_IP_ALIGN);
1875         *sk_buff = skb;
1876
1877         mapping = pci_map_single(pdev, skb->data, rx_buf_sz,
1878                                  PCI_DMA_FROMDEVICE);
1879
1880         rtl8169_map_to_asic(desc, mapping, rx_buf_sz);
1881
1882 out:
1883         return ret;
1884
1885 err_out:
1886         ret = -ENOMEM;
1887         rtl8169_make_unusable_by_asic(desc);
1888         goto out;
1889 }
1890
1891 static void rtl8169_rx_clear(struct rtl8169_private *tp)
1892 {
1893         int i;
1894
1895         for (i = 0; i < NUM_RX_DESC; i++) {
1896                 if (tp->Rx_skbuff[i]) {
1897                         rtl8169_free_rx_skb(tp, tp->Rx_skbuff + i,
1898                                             tp->RxDescArray + i);
1899                 }
1900         }
1901 }
1902
1903 static u32 rtl8169_rx_fill(struct rtl8169_private *tp, struct net_device *dev,
1904                            u32 start, u32 end)
1905 {
1906         u32 cur;
1907         
1908         for (cur = start; end - cur > 0; cur++) {
1909                 int ret, i = cur % NUM_RX_DESC;
1910
1911                 if (tp->Rx_skbuff[i])
1912                         continue;
1913                         
1914                 ret = rtl8169_alloc_rx_skb(tp->pci_dev, tp->Rx_skbuff + i,
1915                                            tp->RxDescArray + i, tp->rx_buf_sz);
1916                 if (ret < 0)
1917                         break;
1918         }
1919         return cur - start;
1920 }
1921
1922 static inline void rtl8169_mark_as_last_descriptor(struct RxDesc *desc)
1923 {
1924         desc->opts1 |= cpu_to_le32(RingEnd);
1925 }
1926
1927 static void rtl8169_init_ring_indexes(struct rtl8169_private *tp)
1928 {
1929         tp->dirty_tx = tp->dirty_rx = tp->cur_tx = tp->cur_rx = 0;
1930 }
1931
1932 static int rtl8169_init_ring(struct net_device *dev)
1933 {
1934         struct rtl8169_private *tp = netdev_priv(dev);
1935
1936         rtl8169_init_ring_indexes(tp);
1937
1938         memset(tp->tx_skb, 0x0, NUM_TX_DESC * sizeof(struct ring_info));
1939         memset(tp->Rx_skbuff, 0x0, NUM_RX_DESC * sizeof(struct sk_buff *));
1940
1941         if (rtl8169_rx_fill(tp, dev, 0, NUM_RX_DESC) != NUM_RX_DESC)
1942                 goto err_out;
1943
1944         rtl8169_mark_as_last_descriptor(tp->RxDescArray + NUM_RX_DESC - 1);
1945
1946         return 0;
1947
1948 err_out:
1949         rtl8169_rx_clear(tp);
1950         return -ENOMEM;
1951 }
1952
1953 static void rtl8169_unmap_tx_skb(struct pci_dev *pdev, struct ring_info *tx_skb,
1954                                  struct TxDesc *desc)
1955 {
1956         unsigned int len = tx_skb->len;
1957
1958         pci_unmap_single(pdev, le64_to_cpu(desc->addr), len, PCI_DMA_TODEVICE);
1959         desc->opts1 = 0x00;
1960         desc->opts2 = 0x00;
1961         desc->addr = 0x00;
1962         tx_skb->len = 0;
1963 }
1964
1965 static void rtl8169_tx_clear(struct rtl8169_private *tp)
1966 {
1967         unsigned int i;
1968
1969         for (i = tp->dirty_tx; i < tp->dirty_tx + NUM_TX_DESC; i++) {
1970                 unsigned int entry = i % NUM_TX_DESC;
1971                 struct ring_info *tx_skb = tp->tx_skb + entry;
1972                 unsigned int len = tx_skb->len;
1973
1974                 if (len) {
1975                         struct sk_buff *skb = tx_skb->skb;
1976
1977                         rtl8169_unmap_tx_skb(tp->pci_dev, tx_skb,
1978                                              tp->TxDescArray + entry);
1979                         if (skb) {
1980                                 dev_kfree_skb(skb);
1981                                 tx_skb->skb = NULL;
1982                         }
1983                         tp->stats.tx_dropped++;
1984                 }
1985         }
1986         tp->cur_tx = tp->dirty_tx = 0;
1987 }
1988
1989 static void rtl8169_schedule_work(struct net_device *dev, void (*task)(void *))
1990 {
1991         struct rtl8169_private *tp = netdev_priv(dev);
1992
1993         PREPARE_WORK(&tp->task, task, dev);
1994         schedule_delayed_work(&tp->task, 4);
1995 }
1996
1997 static void rtl8169_wait_for_quiescence(struct net_device *dev)
1998 {
1999         struct rtl8169_private *tp = netdev_priv(dev);
2000         void __iomem *ioaddr = tp->mmio_addr;
2001
2002         synchronize_irq(dev->irq);
2003
2004         /* Wait for any pending NAPI task to complete */
2005         netif_poll_disable(dev);
2006
2007         rtl8169_irq_mask_and_ack(ioaddr);
2008
2009         netif_poll_enable(dev);
2010 }
2011
2012 static void rtl8169_reinit_task(void *_data)
2013 {
2014         struct net_device *dev = _data;
2015         int ret;
2016
2017         if (netif_running(dev)) {
2018                 rtl8169_wait_for_quiescence(dev);
2019                 rtl8169_close(dev);
2020         }
2021
2022         ret = rtl8169_open(dev);
2023         if (unlikely(ret < 0)) {
2024                 if (net_ratelimit()) {
2025                         struct rtl8169_private *tp = netdev_priv(dev);
2026
2027                         if (netif_msg_drv(tp)) {
2028                                 printk(PFX KERN_ERR
2029                                        "%s: reinit failure (status = %d)."
2030                                        " Rescheduling.\n", dev->name, ret);
2031                         }
2032                 }
2033                 rtl8169_schedule_work(dev, rtl8169_reinit_task);
2034         }
2035 }
2036
2037 static void rtl8169_reset_task(void *_data)
2038 {
2039         struct net_device *dev = _data;
2040         struct rtl8169_private *tp = netdev_priv(dev);
2041
2042         if (!netif_running(dev))
2043                 return;
2044
2045         rtl8169_wait_for_quiescence(dev);
2046
2047         rtl8169_rx_interrupt(dev, tp, tp->mmio_addr);
2048         rtl8169_tx_clear(tp);
2049
2050         if (tp->dirty_rx == tp->cur_rx) {
2051                 rtl8169_init_ring_indexes(tp);
2052                 rtl8169_hw_start(dev);
2053                 netif_wake_queue(dev);
2054         } else {
2055                 if (net_ratelimit()) {
2056                         struct rtl8169_private *tp = netdev_priv(dev);
2057
2058                         if (netif_msg_intr(tp)) {
2059                                 printk(PFX KERN_EMERG
2060                                        "%s: Rx buffers shortage\n", dev->name);
2061                         }
2062                 }
2063                 rtl8169_schedule_work(dev, rtl8169_reset_task);
2064         }
2065 }
2066
2067 static void rtl8169_tx_timeout(struct net_device *dev)
2068 {
2069         struct rtl8169_private *tp = netdev_priv(dev);
2070
2071         rtl8169_hw_reset(tp->mmio_addr);
2072
2073         /* Let's wait a bit while any (async) irq lands on */
2074         rtl8169_schedule_work(dev, rtl8169_reset_task);
2075 }
2076
2077 static int rtl8169_xmit_frags(struct rtl8169_private *tp, struct sk_buff *skb,
2078                               u32 opts1)
2079 {
2080         struct skb_shared_info *info = skb_shinfo(skb);
2081         unsigned int cur_frag, entry;
2082         struct TxDesc *txd;
2083
2084         entry = tp->cur_tx;
2085         for (cur_frag = 0; cur_frag < info->nr_frags; cur_frag++) {
2086                 skb_frag_t *frag = info->frags + cur_frag;
2087                 dma_addr_t mapping;
2088                 u32 status, len;
2089                 void *addr;
2090
2091                 entry = (entry + 1) % NUM_TX_DESC;
2092
2093                 txd = tp->TxDescArray + entry;
2094                 len = frag->size;
2095                 addr = ((void *) page_address(frag->page)) + frag->page_offset;
2096                 mapping = pci_map_single(tp->pci_dev, addr, len, PCI_DMA_TODEVICE);
2097
2098                 /* anti gcc 2.95.3 bugware (sic) */
2099                 status = opts1 | len | (RingEnd * !((entry + 1) % NUM_TX_DESC));
2100
2101                 txd->opts1 = cpu_to_le32(status);
2102                 txd->addr = cpu_to_le64(mapping);
2103
2104                 tp->tx_skb[entry].len = len;
2105         }
2106
2107         if (cur_frag) {
2108                 tp->tx_skb[entry].skb = skb;
2109                 txd->opts1 |= cpu_to_le32(LastFrag);
2110         }
2111
2112         return cur_frag;
2113 }
2114
2115 static inline u32 rtl8169_tso_csum(struct sk_buff *skb, struct net_device *dev)
2116 {
2117         if (dev->features & NETIF_F_TSO) {
2118                 u32 mss = skb_shinfo(skb)->tso_size;
2119
2120                 if (mss)
2121                         return LargeSend | ((mss & MSSMask) << MSSShift);
2122         }
2123         if (skb->ip_summed == CHECKSUM_HW) {
2124                 const struct iphdr *ip = skb->nh.iph;
2125
2126                 if (ip->protocol == IPPROTO_TCP)
2127                         return IPCS | TCPCS;
2128                 else if (ip->protocol == IPPROTO_UDP)
2129                         return IPCS | UDPCS;
2130                 WARN_ON(1);     /* we need a WARN() */
2131         }
2132         return 0;
2133 }
2134
2135 static int rtl8169_start_xmit(struct sk_buff *skb, struct net_device *dev)
2136 {
2137         struct rtl8169_private *tp = netdev_priv(dev);
2138         unsigned int frags, entry = tp->cur_tx % NUM_TX_DESC;
2139         struct TxDesc *txd = tp->TxDescArray + entry;
2140         void __iomem *ioaddr = tp->mmio_addr;
2141         dma_addr_t mapping;
2142         u32 status, len;
2143         u32 opts1;
2144         int ret = 0;
2145         
2146         if (unlikely(TX_BUFFS_AVAIL(tp) < skb_shinfo(skb)->nr_frags)) {
2147                 if (netif_msg_drv(tp)) {
2148                         printk(KERN_ERR
2149                                "%s: BUG! Tx Ring full when queue awake!\n",
2150                                dev->name);
2151                 }
2152                 goto err_stop;
2153         }
2154
2155         if (unlikely(le32_to_cpu(txd->opts1) & DescOwn))
2156                 goto err_stop;
2157
2158         opts1 = DescOwn | rtl8169_tso_csum(skb, dev);
2159
2160         frags = rtl8169_xmit_frags(tp, skb, opts1);
2161         if (frags) {
2162                 len = skb_headlen(skb);
2163                 opts1 |= FirstFrag;
2164         } else {
2165                 len = skb->len;
2166
2167                 if (unlikely(len < ETH_ZLEN)) {
2168                         skb = skb_padto(skb, ETH_ZLEN);
2169                         if (!skb)
2170                                 goto err_update_stats;
2171                         len = ETH_ZLEN;
2172                 }
2173
2174                 opts1 |= FirstFrag | LastFrag;
2175                 tp->tx_skb[entry].skb = skb;
2176         }
2177
2178         mapping = pci_map_single(tp->pci_dev, skb->data, len, PCI_DMA_TODEVICE);
2179
2180         tp->tx_skb[entry].len = len;
2181         txd->addr = cpu_to_le64(mapping);
2182         txd->opts2 = cpu_to_le32(rtl8169_tx_vlan_tag(tp, skb));
2183
2184         wmb();
2185
2186         /* anti gcc 2.95.3 bugware (sic) */
2187         status = opts1 | len | (RingEnd * !((entry + 1) % NUM_TX_DESC));
2188         txd->opts1 = cpu_to_le32(status);
2189
2190         dev->trans_start = jiffies;
2191
2192         tp->cur_tx += frags + 1;
2193
2194         smp_wmb();
2195
2196         RTL_W8(TxPoll, 0x40);   /* set polling bit */
2197
2198         if (TX_BUFFS_AVAIL(tp) < MAX_SKB_FRAGS) {
2199                 netif_stop_queue(dev);
2200                 smp_rmb();
2201                 if (TX_BUFFS_AVAIL(tp) >= MAX_SKB_FRAGS)
2202                         netif_wake_queue(dev);
2203         }
2204
2205 out:
2206         return ret;
2207
2208 err_stop:
2209         netif_stop_queue(dev);
2210         ret = 1;
2211 err_update_stats:
2212         tp->stats.tx_dropped++;
2213         goto out;
2214 }
2215
2216 static void rtl8169_pcierr_interrupt(struct net_device *dev)
2217 {
2218         struct rtl8169_private *tp = netdev_priv(dev);
2219         struct pci_dev *pdev = tp->pci_dev;
2220         void __iomem *ioaddr = tp->mmio_addr;
2221         u16 pci_status, pci_cmd;
2222
2223         pci_read_config_word(pdev, PCI_COMMAND, &pci_cmd);
2224         pci_read_config_word(pdev, PCI_STATUS, &pci_status);
2225
2226         if (netif_msg_intr(tp)) {
2227                 printk(KERN_ERR
2228                        "%s: PCI error (cmd = 0x%04x, status = 0x%04x).\n",
2229                        dev->name, pci_cmd, pci_status);
2230         }
2231
2232         /*
2233          * The recovery sequence below admits a very elaborated explanation:
2234          * - it seems to work;
2235          * - I did not see what else could be done.
2236          *
2237          * Feel free to adjust to your needs.
2238          */
2239         pci_write_config_word(pdev, PCI_COMMAND,
2240                               pci_cmd | PCI_COMMAND_SERR | PCI_COMMAND_PARITY);
2241
2242         pci_write_config_word(pdev, PCI_STATUS,
2243                 pci_status & (PCI_STATUS_DETECTED_PARITY |
2244                 PCI_STATUS_SIG_SYSTEM_ERROR | PCI_STATUS_REC_MASTER_ABORT |
2245                 PCI_STATUS_REC_TARGET_ABORT | PCI_STATUS_SIG_TARGET_ABORT));
2246
2247         /* The infamous DAC f*ckup only happens at boot time */
2248         if ((tp->cp_cmd & PCIDAC) && !tp->dirty_rx && !tp->cur_rx) {
2249                 if (netif_msg_intr(tp))
2250                         printk(KERN_INFO "%s: disabling PCI DAC.\n", dev->name);
2251                 tp->cp_cmd &= ~PCIDAC;
2252                 RTL_W16(CPlusCmd, tp->cp_cmd);
2253                 dev->features &= ~NETIF_F_HIGHDMA;
2254                 rtl8169_schedule_work(dev, rtl8169_reinit_task);
2255         }
2256
2257         rtl8169_hw_reset(ioaddr);
2258 }
2259
2260 static void
2261 rtl8169_tx_interrupt(struct net_device *dev, struct rtl8169_private *tp,
2262                      void __iomem *ioaddr)
2263 {
2264         unsigned int dirty_tx, tx_left;
2265
2266         assert(dev != NULL);
2267         assert(tp != NULL);
2268         assert(ioaddr != NULL);
2269
2270         dirty_tx = tp->dirty_tx;
2271         smp_rmb();
2272         tx_left = tp->cur_tx - dirty_tx;
2273
2274         while (tx_left > 0) {
2275                 unsigned int entry = dirty_tx % NUM_TX_DESC;
2276                 struct ring_info *tx_skb = tp->tx_skb + entry;
2277                 u32 len = tx_skb->len;
2278                 u32 status;
2279
2280                 rmb();
2281                 status = le32_to_cpu(tp->TxDescArray[entry].opts1);
2282                 if (status & DescOwn)
2283                         break;
2284
2285                 tp->stats.tx_bytes += len;
2286                 tp->stats.tx_packets++;
2287
2288                 rtl8169_unmap_tx_skb(tp->pci_dev, tx_skb, tp->TxDescArray + entry);
2289
2290                 if (status & LastFrag) {
2291                         dev_kfree_skb_irq(tx_skb->skb);
2292                         tx_skb->skb = NULL;
2293                 }
2294                 dirty_tx++;
2295                 tx_left--;
2296         }
2297
2298         if (tp->dirty_tx != dirty_tx) {
2299                 tp->dirty_tx = dirty_tx;
2300                 smp_wmb();
2301                 if (netif_queue_stopped(dev) &&
2302                     (TX_BUFFS_AVAIL(tp) >= MAX_SKB_FRAGS)) {
2303                         netif_wake_queue(dev);
2304                 }
2305         }
2306 }
2307
2308 static inline int rtl8169_fragmented_frame(u32 status)
2309 {
2310         return (status & (FirstFrag | LastFrag)) != (FirstFrag | LastFrag);
2311 }
2312
2313 static inline void rtl8169_rx_csum(struct sk_buff *skb, struct RxDesc *desc)
2314 {
2315         u32 opts1 = le32_to_cpu(desc->opts1);
2316         u32 status = opts1 & RxProtoMask;
2317
2318         if (((status == RxProtoTCP) && !(opts1 & TCPFail)) ||
2319             ((status == RxProtoUDP) && !(opts1 & UDPFail)) ||
2320             ((status == RxProtoIP) && !(opts1 & IPFail)))
2321                 skb->ip_summed = CHECKSUM_UNNECESSARY;
2322         else
2323                 skb->ip_summed = CHECKSUM_NONE;
2324 }
2325
2326 static inline int rtl8169_try_rx_copy(struct sk_buff **sk_buff, int pkt_size,
2327                                       struct RxDesc *desc, int rx_buf_sz)
2328 {
2329         int ret = -1;
2330
2331         if (pkt_size < rx_copybreak) {
2332                 struct sk_buff *skb;
2333
2334                 skb = dev_alloc_skb(pkt_size + NET_IP_ALIGN);
2335                 if (skb) {
2336                         skb_reserve(skb, NET_IP_ALIGN);
2337                         eth_copy_and_sum(skb, sk_buff[0]->data, pkt_size, 0);
2338                         *sk_buff = skb;
2339                         rtl8169_mark_to_asic(desc, rx_buf_sz);
2340                         ret = 0;
2341                 }
2342         }
2343         return ret;
2344 }
2345
2346 static int
2347 rtl8169_rx_interrupt(struct net_device *dev, struct rtl8169_private *tp,
2348                      void __iomem *ioaddr)
2349 {
2350         unsigned int cur_rx, rx_left;
2351         unsigned int delta, count;
2352
2353         assert(dev != NULL);
2354         assert(tp != NULL);
2355         assert(ioaddr != NULL);
2356
2357         cur_rx = tp->cur_rx;
2358         rx_left = NUM_RX_DESC + tp->dirty_rx - cur_rx;
2359         rx_left = rtl8169_rx_quota(rx_left, (u32) dev->quota);
2360
2361         for (; rx_left > 0; rx_left--, cur_rx++) {
2362                 unsigned int entry = cur_rx % NUM_RX_DESC;
2363                 struct RxDesc *desc = tp->RxDescArray + entry;
2364                 u32 status;
2365
2366                 rmb();
2367                 status = le32_to_cpu(desc->opts1);
2368
2369                 if (status & DescOwn)
2370                         break;
2371                 if (unlikely(status & RxRES)) {
2372                         if (netif_msg_rx_err(tp)) {
2373                                 printk(KERN_INFO
2374                                        "%s: Rx ERROR. status = %08x\n",
2375                                        dev->name, status);
2376                         }
2377                         tp->stats.rx_errors++;
2378                         if (status & (RxRWT | RxRUNT))
2379                                 tp->stats.rx_length_errors++;
2380                         if (status & RxCRC)
2381                                 tp->stats.rx_crc_errors++;
2382                         rtl8169_mark_to_asic(desc, tp->rx_buf_sz);
2383                 } else {
2384                         struct sk_buff *skb = tp->Rx_skbuff[entry];
2385                         int pkt_size = (status & 0x00001FFF) - 4;
2386                         void (*pci_action)(struct pci_dev *, dma_addr_t,
2387                                 size_t, int) = pci_dma_sync_single_for_device;
2388
2389                         /*
2390                          * The driver does not support incoming fragmented
2391                          * frames. They are seen as a symptom of over-mtu
2392                          * sized frames.
2393                          */
2394                         if (unlikely(rtl8169_fragmented_frame(status))) {
2395                                 tp->stats.rx_dropped++;
2396                                 tp->stats.rx_length_errors++;
2397                                 rtl8169_mark_to_asic(desc, tp->rx_buf_sz);
2398                                 continue;
2399                         }
2400
2401                         rtl8169_rx_csum(skb, desc);
2402                         
2403                         pci_dma_sync_single_for_cpu(tp->pci_dev,
2404                                 le64_to_cpu(desc->addr), tp->rx_buf_sz,
2405                                 PCI_DMA_FROMDEVICE);
2406
2407                         if (rtl8169_try_rx_copy(&skb, pkt_size, desc,
2408                                                 tp->rx_buf_sz)) {
2409                                 pci_action = pci_unmap_single;
2410                                 tp->Rx_skbuff[entry] = NULL;
2411                         }
2412
2413                         pci_action(tp->pci_dev, le64_to_cpu(desc->addr),
2414                                    tp->rx_buf_sz, PCI_DMA_FROMDEVICE);
2415
2416                         skb->dev = dev;
2417                         skb_put(skb, pkt_size);
2418                         skb->protocol = eth_type_trans(skb, dev);
2419
2420                         if (rtl8169_rx_vlan_skb(tp, desc, skb) < 0)
2421                                 rtl8169_rx_skb(skb);
2422
2423                         dev->last_rx = jiffies;
2424                         tp->stats.rx_bytes += pkt_size;
2425                         tp->stats.rx_packets++;
2426                 }
2427         }
2428
2429         count = cur_rx - tp->cur_rx;
2430         tp->cur_rx = cur_rx;
2431
2432         delta = rtl8169_rx_fill(tp, dev, tp->dirty_rx, tp->cur_rx);
2433         if (!delta && count && netif_msg_intr(tp))
2434                 printk(KERN_INFO "%s: no Rx buffer allocated\n", dev->name);
2435         tp->dirty_rx += delta;
2436
2437         /*
2438          * FIXME: until there is periodic timer to try and refill the ring,
2439          * a temporary shortage may definitely kill the Rx process.
2440          * - disable the asic to try and avoid an overflow and kick it again
2441          *   after refill ?
2442          * - how do others driver handle this condition (Uh oh...).
2443          */
2444         if ((tp->dirty_rx + NUM_RX_DESC == tp->cur_rx) && netif_msg_intr(tp))
2445                 printk(KERN_EMERG "%s: Rx buffers exhausted\n", dev->name);
2446
2447         return count;
2448 }
2449
2450 /* The interrupt handler does all of the Rx thread work and cleans up after the Tx thread. */
2451 static irqreturn_t
2452 rtl8169_interrupt(int irq, void *dev_instance, struct pt_regs *regs)
2453 {
2454         struct net_device *dev = (struct net_device *) dev_instance;
2455         struct rtl8169_private *tp = netdev_priv(dev);
2456         int boguscnt = max_interrupt_work;
2457         void __iomem *ioaddr = tp->mmio_addr;
2458         int status;
2459         int handled = 0;
2460
2461         do {
2462                 status = RTL_R16(IntrStatus);
2463
2464                 /* hotplug/major error/no more work/shared irq */
2465                 if ((status == 0xFFFF) || !status)
2466                         break;
2467
2468                 handled = 1;
2469
2470                 if (unlikely(!netif_running(dev))) {
2471                         rtl8169_asic_down(ioaddr);
2472                         goto out;
2473                 }
2474
2475                 status &= tp->intr_mask;
2476                 RTL_W16(IntrStatus,
2477                         (status & RxFIFOOver) ? (status | RxOverflow) : status);
2478
2479                 if (!(status & rtl8169_intr_mask))
2480                         break;
2481
2482                 if (unlikely(status & SYSErr)) {
2483                         rtl8169_pcierr_interrupt(dev);
2484                         break;
2485                 }
2486
2487                 if (status & LinkChg)
2488                         rtl8169_check_link_status(dev, tp, ioaddr);
2489
2490 #ifdef CONFIG_R8169_NAPI
2491                 RTL_W16(IntrMask, rtl8169_intr_mask & ~rtl8169_napi_event);
2492                 tp->intr_mask = ~rtl8169_napi_event;
2493
2494                 if (likely(netif_rx_schedule_prep(dev)))
2495                         __netif_rx_schedule(dev);
2496                 else if (netif_msg_intr(tp)) {
2497                         printk(KERN_INFO "%s: interrupt %04x taken in poll\n",
2498                                dev->name, status);      
2499                 }
2500                 break;
2501 #else
2502                 /* Rx interrupt */
2503                 if (status & (RxOK | RxOverflow | RxFIFOOver)) {
2504                         rtl8169_rx_interrupt(dev, tp, ioaddr);
2505                 }
2506                 /* Tx interrupt */
2507                 if (status & (TxOK | TxErr))
2508                         rtl8169_tx_interrupt(dev, tp, ioaddr);
2509 #endif
2510
2511                 boguscnt--;
2512         } while (boguscnt > 0);
2513
2514         if (boguscnt <= 0) {
2515                 if (netif_msg_intr(tp) && net_ratelimit() ) {
2516                         printk(KERN_WARNING
2517                                "%s: Too much work at interrupt!\n", dev->name);
2518                 }
2519                 /* Clear all interrupt sources. */
2520                 RTL_W16(IntrStatus, 0xffff);
2521         }
2522 out:
2523         return IRQ_RETVAL(handled);
2524 }
2525
2526 #ifdef CONFIG_R8169_NAPI
2527 static int rtl8169_poll(struct net_device *dev, int *budget)
2528 {
2529         unsigned int work_done, work_to_do = min(*budget, dev->quota);
2530         struct rtl8169_private *tp = netdev_priv(dev);
2531         void __iomem *ioaddr = tp->mmio_addr;
2532
2533         work_done = rtl8169_rx_interrupt(dev, tp, ioaddr);
2534         rtl8169_tx_interrupt(dev, tp, ioaddr);
2535
2536         *budget -= work_done;
2537         dev->quota -= work_done;
2538
2539         if (work_done < work_to_do) {
2540                 netif_rx_complete(dev);
2541                 tp->intr_mask = 0xffff;
2542                 /*
2543                  * 20040426: the barrier is not strictly required but the
2544                  * behavior of the irq handler could be less predictable
2545                  * without it. Btw, the lack of flush for the posted pci
2546                  * write is safe - FR
2547                  */
2548                 smp_wmb();
2549                 RTL_W16(IntrMask, rtl8169_intr_mask);
2550         }
2551
2552         return (work_done >= work_to_do);
2553 }
2554 #endif
2555
2556 static void rtl8169_down(struct net_device *dev)
2557 {
2558         struct rtl8169_private *tp = netdev_priv(dev);
2559         void __iomem *ioaddr = tp->mmio_addr;
2560         unsigned int poll_locked = 0;
2561
2562         rtl8169_delete_timer(dev);
2563
2564         netif_stop_queue(dev);
2565
2566         flush_scheduled_work();
2567
2568 core_down:
2569         spin_lock_irq(&tp->lock);
2570
2571         rtl8169_asic_down(ioaddr);
2572
2573         /* Update the error counts. */
2574         tp->stats.rx_missed_errors += RTL_R32(RxMissed);
2575         RTL_W32(RxMissed, 0);
2576
2577         spin_unlock_irq(&tp->lock);
2578
2579         synchronize_irq(dev->irq);
2580
2581         if (!poll_locked) {
2582                 netif_poll_disable(dev);
2583                 poll_locked++;
2584         }
2585
2586         /* Give a racing hard_start_xmit a few cycles to complete. */
2587         synchronize_sched();  /* FIXME: should this be synchronize_irq()? */
2588
2589         /*
2590          * And now for the 50k$ question: are IRQ disabled or not ?
2591          *
2592          * Two paths lead here:
2593          * 1) dev->close
2594          *    -> netif_running() is available to sync the current code and the
2595          *       IRQ handler. See rtl8169_interrupt for details.
2596          * 2) dev->change_mtu
2597          *    -> rtl8169_poll can not be issued again and re-enable the
2598          *       interruptions. Let's simply issue the IRQ down sequence again.
2599          */
2600         if (RTL_R16(IntrMask))
2601                 goto core_down;
2602
2603         rtl8169_tx_clear(tp);
2604
2605         rtl8169_rx_clear(tp);
2606 }
2607
2608 static int rtl8169_close(struct net_device *dev)
2609 {
2610         struct rtl8169_private *tp = netdev_priv(dev);
2611         struct pci_dev *pdev = tp->pci_dev;
2612
2613         rtl8169_down(dev);
2614
2615         free_irq(dev->irq, dev);
2616
2617         netif_poll_enable(dev);
2618
2619         pci_free_consistent(pdev, R8169_RX_RING_BYTES, tp->RxDescArray,
2620                             tp->RxPhyAddr);
2621         pci_free_consistent(pdev, R8169_TX_RING_BYTES, tp->TxDescArray,
2622                             tp->TxPhyAddr);
2623         tp->TxDescArray = NULL;
2624         tp->RxDescArray = NULL;
2625
2626         return 0;
2627 }
2628
2629 static void
2630 rtl8169_set_rx_mode(struct net_device *dev)
2631 {
2632         struct rtl8169_private *tp = netdev_priv(dev);
2633         void __iomem *ioaddr = tp->mmio_addr;
2634         unsigned long flags;
2635         u32 mc_filter[2];       /* Multicast hash filter */
2636         int i, rx_mode;
2637         u32 tmp = 0;
2638
2639         if (dev->flags & IFF_PROMISC) {
2640                 /* Unconditionally log net taps. */
2641                 if (netif_msg_link(tp)) {
2642                         printk(KERN_NOTICE "%s: Promiscuous mode enabled.\n",
2643                                dev->name);
2644                 }
2645                 rx_mode =
2646                     AcceptBroadcast | AcceptMulticast | AcceptMyPhys |
2647                     AcceptAllPhys;
2648                 mc_filter[1] = mc_filter[0] = 0xffffffff;
2649         } else if ((dev->mc_count > multicast_filter_limit)
2650                    || (dev->flags & IFF_ALLMULTI)) {
2651                 /* Too many to filter perfectly -- accept all multicasts. */
2652                 rx_mode = AcceptBroadcast | AcceptMulticast | AcceptMyPhys;
2653                 mc_filter[1] = mc_filter[0] = 0xffffffff;
2654         } else {
2655                 struct dev_mc_list *mclist;
2656                 rx_mode = AcceptBroadcast | AcceptMyPhys;
2657                 mc_filter[1] = mc_filter[0] = 0;
2658                 for (i = 0, mclist = dev->mc_list; mclist && i < dev->mc_count;
2659                      i++, mclist = mclist->next) {
2660                         int bit_nr = ether_crc(ETH_ALEN, mclist->dmi_addr) >> 26;
2661                         mc_filter[bit_nr >> 5] |= 1 << (bit_nr & 31);
2662                         rx_mode |= AcceptMulticast;
2663                 }
2664         }
2665
2666         spin_lock_irqsave(&tp->lock, flags);
2667
2668         tmp = rtl8169_rx_config | rx_mode |
2669               (RTL_R32(RxConfig) & rtl_chip_info[tp->chipset].RxConfigMask);
2670
2671         RTL_W32(RxConfig, tmp);
2672         RTL_W32(MAR0 + 0, mc_filter[0]);
2673         RTL_W32(MAR0 + 4, mc_filter[1]);
2674
2675         spin_unlock_irqrestore(&tp->lock, flags);
2676 }
2677
2678 /**
2679  *  rtl8169_get_stats - Get rtl8169 read/write statistics
2680  *  @dev: The Ethernet Device to get statistics for
2681  *
2682  *  Get TX/RX statistics for rtl8169
2683  */
2684 static struct net_device_stats *rtl8169_get_stats(struct net_device *dev)
2685 {
2686         struct rtl8169_private *tp = netdev_priv(dev);
2687         void __iomem *ioaddr = tp->mmio_addr;
2688         unsigned long flags;
2689
2690         if (netif_running(dev)) {
2691                 spin_lock_irqsave(&tp->lock, flags);
2692                 tp->stats.rx_missed_errors += RTL_R32(RxMissed);
2693                 RTL_W32(RxMissed, 0);
2694                 spin_unlock_irqrestore(&tp->lock, flags);
2695         }
2696                 
2697         return &tp->stats;
2698 }
2699
2700 static struct pci_driver rtl8169_pci_driver = {
2701         .name           = MODULENAME,
2702         .id_table       = rtl8169_pci_tbl,
2703         .probe          = rtl8169_init_one,
2704         .remove         = __devexit_p(rtl8169_remove_one),
2705 #ifdef CONFIG_PM
2706         .suspend        = rtl8169_suspend,
2707         .resume         = rtl8169_resume,
2708 #endif
2709 };
2710
2711 static int __init
2712 rtl8169_init_module(void)
2713 {
2714         return pci_module_init(&rtl8169_pci_driver);
2715 }
2716
2717 static void __exit
2718 rtl8169_cleanup_module(void)
2719 {
2720         pci_unregister_driver(&rtl8169_pci_driver);
2721 }
2722
2723 module_init(rtl8169_init_module);
2724 module_exit(rtl8169_cleanup_module);